United States

We reveal, for the first time, a comprehensive physical insight into high-field electrical breakdown in two-dimensional (2D) transition metal dichalcogenide (TMD) FETs. Electrical, optical, and electro-optic properties of 2D TMD FETs are extensively analyzed in the FETs operated in the non-destructive breakdown regime. Careful investigations reveal that hot carrier electroluminescence (EL) observed in the devices operated at the verge of breakdown can have two distinct origins.

IRPS 2024 Main Conference

Hot Carrier Dynamics and Electrical Breakdown Analysis in 2D Transition Metal Dichalcogenide FETs

#### Welcome to the 60th IEEE International Reliability Physics Symposium (IRPS)!

[![](https://assets.underline.io/uploads/markdown_image/1/image/f6b8cf9ecca2209dd3e0fcebe80a2915.png)](https://underline.io/events/282/reception) [![](https://assets.underline.io/uploads/markdown_image/1/image/e787ff477f8d2b687fb0b54d83d35e11.png)](https://drive.google.com/drive/folders/1GAycr7pPrZG2ZzZP-geUL8vGWswjCB1N?usp=sharing) [![](https://assets.underline.io/uploads/markdown_image/1/image/7492fafcc0c623afe96fe15207855ed9.png)](https://www.irps.org/)
 

**General Chair Welcome Message**

Welcome to IRPS 2022! When the IRPS Management Committee began making plans for Dallas, we recognized the strong desire by the reliability physics community to return to a face-to-face symposium that we last had in Monterey in 2019. But as time progressed, we recognized that travel restrictions were not being lifted as rapidly as we anticipated. Rather than leave out those of you who could not attend in person, we adopted a hybrid format allowing for both remote attendance and remote presentations. This is a first for IRPS and I am confident it will be a success for all.

With this new hybrid format, the symposium will return to the original five-day format with Tutorials and Year in Review on the first two days. The Technical Program, Keynote Talks, Workshops and Poster session will be held on the following three days. All of these (except Workshops and Posters) will be available via real-time streaming in the US Central Time zone with virtual attendees having Q&A access to the presenters. For those virtual attendees who cannot watch the live presentations, the material will be available on demand to all attendees for a month after the symposium with the ability to communicate with the authors.

In 2020, we were planning on co-hosting the International ESD Workshop (IEW) ESD workshop when the COVID-19 pandemic hit. For 2022, IEW will be seamlessly embedded into the IRPS Program and will sponsor three tutorials, an invited talk, two technical sessions and two evening workshops focused on ESD and latch-up. And we continue our
collaboration with our sister conference, European Symposium on Reliability of Electron Devices Failure Physics and Analysis (ESREF) by hosting their Best Paper and the International Integrated Reliability Workshop (IIRW) by hosting their Best Student Paper.

Our primary objective is to maintain the symposium’s leadership role in the reliability physics of microelectronic devices by attracting leading researchers to present their work and providing attendees the best place to access this information. With all the buzz in the media about whether Moore’s Law has hit its limit, IRPS has been promoting expertise developed in silicon-based reliability over the past sixty years and expanding into new material areas. This year, eight of the technical sessions are devoted to reliability in topics outside of traditional silicon, including wide bandgap GaN/SiC, emerging memory and neuromorphic computing. I hope our ability to draw these communities together will accelerate the cross-fertilization of ideas. 

The Technical Program consists of four keynote speakers, twenty-three invited speakers and eighty-seven oral presentations organized in thirty technical sessions on eighteen reliability topics. Over two evenings, there will be ten Workshops and sixty-six Poster presentations that are designed to allow in person attendees and experts to interact
with one another. With eighteen tutorials covering topics ranging from fundamental transistor and memory reliability all the way up to automotive and complex system-level reliability, this year’s symposium provides an excellent learning opportunity for engineers and scientists new to reliability as well as experienced individuals wanting to explore new
areas. The Year in Review, which serves as a summary of research in the past year, will cover 3D packaging, emerging memory and aging aware circuit designs.

Finally, I would like to express my extreme gratitude to our patrons and exhibitors, whose support makes IRPS possible.
And to all of you, our in person and virtual attendees, for supporting this symposium for sixty years!

**Charles W. Slayman, General Chair** 
**of 2022 IRPS Management Committee**
 
**About IRPS**

The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and all parts of the world, IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS provides numerous opportunities for attendees to increase their knowledge and understanding of all aspects of microelectronics reliability, and to meet and network with reliability colleagues from around the world.

Please log in to explore this event. You need to log in with the email address you registered with. Access credentials have been sent to your email. 

Please log in to explore this event.

Registration for this conference has now closed. We appreciate your interest and hope to welcome you at a future event. If you’d like to hear about similar upcoming events, please check our website or join our mailing list.

Registration for this conference has now closed.

IRPS 2022 Main Conference 

IRPS provides numerous opportunities for attendees to increase their knowledge and understanding of all aspects of microelectronics reliability. It is also an outstanding chance to meet and network with reliability colleagues from around the world.

poster

#### Welcome to the 62nd IEEE International Reliability Physics Symposium (IRPS)! 
**The 2024 IEEE International Reliability Physics Symposium (IRPS) was held in Dallas, Texas from April 14 to 18, 2024.** 

[![](https://assets.underline.io/uploads/markdown_image/1/image/9cc005f94b4ba4a81918eb49e0a51057.png)](https://underline.io/events/446/reception)
[![](https://assets.underline.io/uploads/markdown_image/1/image/acae953ba70ae2a57eed7b0250d6dd7d.png)](https://www.irps.org/)
[![](https://assets.underline.io/uploads/markdown_image/1/image/e1806748f2fc69f825e596872a7afdfd.png)](https://drive.google.com/drive/folders/1SmhpLZD9swYxrfP0TYF6327QTIciy3tV?usp=drive_link)
 

**[IRPS 2024 eGuide](https://drive.google.com/file/d/1DHxkWbafodK_D2HlDi7lwRK7KatgBgBD/view?usp=drive_link)** 
Please save the zip file locally and click the "start.pdf" to view the file. 
 
**IRPS 2024 General Chair Welcome Message**

On behalf of the Management Committee of the IEEE International Reliability Physics Symposium (IRPS) and the IRPS Board of Directors, it gives me great pleasure to extend a warm welcome to all who are planning to attend the IRPS 2024, scheduled to take place from April 14-18, 2024, in Dallas, TX. 
Over its 62-year history, IRPS has solidified its position as the premiere conference for engineers and scientists to present new and original work in the field of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and other parts of the world, IRPS aims to deepen our understanding of reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS offers diverse opportunities for attendees to enhance their knowledge and understanding of all aspects of microelectronics reliability. It is also an outstanding chance to meet and network with reliability colleagues from around the world.

The IRPS 2024 technical activities will begin with two days of a total of twenty tutorial sessions covering a broad spectrum of emerging reliability topics beyond CMOS device, circuit and system reliability. These sessions are devoted to both newcomers as well as experts. Three reliability Year in Review (YIR) talks focusing on neuromorphic computing, dielectric breakdown in leading edge devices, and GaN technology will be provided on Monday after the tutorials.

The IRPS 2024 technical program will feature four distinguished keynote talks in the plenary sessions delivered by Prof. Shinichi Takagi from The University of Tokyo and Dr. Su Jin Ahn from Samsung on Tuesday, Dr. Rajeev Malik from IBM on Wednesday, and Dr. Sameer Pendharkar from Texas Instruments on Thursday. The technical program, organized into three parallel tracks, consists of contributed and seventeen invited papers from leaders in industry and academia. Additionally, two invited talks by recipients of paper awards from our sister conferences, European Symposium on Reliability of Electron Device Failure Physics and Analysis (ESREF) 2023 and the International Integrated Reliability Workshop (IIRW) 2023, will be given in the technical program. 

Tuesday evening will host ten workshops, offering an opportunity for in-depth, face-to-face discussions on emerging reliability challenges, including the three IRPS 2024 focus topics. A poster session will be held in the Austin Ranch outside the symposium building on Wednesday evening. Both events are sure to be lively. The IRPS 2024 and the International ESD Workshop (IEW) will be co-hosted with IEW registrants participating in both IRPS and IEW programs.

The IRPS 2024 will adopt a hybrid conference style, allowing virtual access to live oral presentations hosted by the Underline. Real-time streaming of all technical events (excluding Workshops and Posters) will be available in the US Central Timezone, providing virtual attendees with Q&A opportunities. For those virtual attendees who cannot watch the live presentations, the material will be available on demand to all attendees after the symposium. All authors will be presenting in person.

Finally, I would like to extend my extreme gratitude to our patrons, exhibitors, and all participants for their invaluable support, which makes IRPS successful. 

Please enjoy the IRPS 2024!

Koji Eriguchi, General Chair 
of 2024 IRPS Management Committee
 
**About IRPS** 
The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and all parts of the world, IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS provides numerous opportunities for attendees to increase their knowledge and understanding of all aspects of microelectronics reliability, and to meet and network with reliability colleagues from around the world.

You need to log in with the email address you registered with. Access credentials have been sent to your email. 

Please be sure to check your spam and other email folders if you do not see an email confirmation right away.

It looks like you are not registered for this event. 

To access the site please register [**here**](https://www.irps.org/registration-fees). 

Please register!

The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. 

We benefit from the statistical characterization of Off-State Stress (OSS) on nanoscale devices to better understand the competing charge trapping effects. We show that OSS in such devices manifests a turn-around behaviour caused by the competition of hole injection into oxide defects, which dominates for shorter times, and interface state generation, which gains relevance for longer times. For this, we analyze the evolution of different parameters (Vth, Isub, gm) along time at different stress conditions.

Statistical characterization of off-state stress degradation in planar HKMG nFETs using device arrays

In this paper, we have monitored the cycle-to-cycle variation (CCV) of ultra-scaled FinFETs during HCD and BTI stress. Different measurement speeds have been utilized to separate the intrinsic CCV from the stress-induced CCV. Statistical of nFinFETs shows under the same amount of ΔVth, PBTI induces a larger dynamic variability than HCD. Surprisingly, pFinFETs with under much Vth degradation show only a little Vth variation, suggesting its less sensitivity to stress-induced CCV.

Impact of Hot Carrier Degradation and Bias Temperature Instability on GHz Cycle-to-cycle Variation in Ultra-scaled FinFETs

Self-heating of ultra-scaled system-on-chips is becoming a severe challenge in the electronic industry, which demands a fast on-chip heat-spreading solution. Graphene is predicted to be a potential heat spreader due to its high thermal conductivity. However, low cross-plane thermal conductivity of graphene with metal is a serious concern.  This work, for the first time, proposes and demonstrates a unique orbital overlap engineering solution to enhance the phonon coupling of graphene with a hot spot source. 

Breakthrough Metal/Graphene Interface Phonon Engineering for Reliable Graphene Based-Heat Spreaders

As ESD design window shrinks, even GOX degradation before hard breakdown during component-level CDM qualification can cause reliability issues such as soft-failures. This study analyzes CDM-induced bias temperature instability (BTI)-like degradation and models threshold voltage (Vth) shift using a very-fast transmission line pulse (VF-TLP), generally proposed for CDM evaluation. Finally, the Vth shift model considering statistical variation is presented. This model can be a guideline to prevent CDM-induced GOX degradation at the early design stage.

An Analysis of CDM-induced BTI-like Degradation using VF-TLP in Advanced FinFET Technology

This works presents a 5-V tolerant supply clamp for ESD protection in 16nm FinFET technology. Active feedback is employed to enable a very small RC time constant (4 ns) used in the timer circuit. The small RC time constant makes the clamp robust to unwanted triggering during fast power ramp-up, while the feedback circuit sustains the clamp on for the entire duration of a 2-kV HBM event.

Reduced RC Time Constant High Voltage Tolerant Supply Clamp for ESD Protection in 16nm FinFET Technology

This paper proposes an automated RTN analysis including the detection and identification of number of traps based on non-Gaussian nature of RTN. In addition, we improve the efficiency of HMM algorithm through an adaptive model, achieving over 10 times faster performance compared to conventional method. Finally, we incorporate the impact of RTN into the reliability model by utilizing the OMI. This integration allows for circuit simulations in SPICE, facilitating the design of robust circuits.

A New Method of Automatic Extraction of RTN and OMI-friendly implementation

This paper leverages efficient defect separation technology to model and characterize PBTI in nFinFETs with advanced nodes. Two types of traps are identified, including Type-Be1 and Type-Be2, which can be well described by three-state NMP theory. Type-Be2 is in the IL layer and may originate from Vo or HB in SiO2. Type-Be1 is in the HK layer but its origin is still unclear. Finally, the impact of PBTI on circuit performance is also assessed.

Investigation of Positive Bias Temperature Instability in advanced FinFET nodes

We characterize the reliability of BEOL dielectrics between two metal tips using a design-representative test structure. To distinctively study the different failure modes, being line-to-line, via-to-line and tip-to-tip breakdown, an experimental test procedure called “double V-ramp stress” is proposed. By analyzing the leakage currents at different terminals under 4-point voltage stress, the different failure modes can be identified electrically. Our results confirm that the tip spacing control is pivotal for the tip-to-tip dielectric reliability.

BEOL tip-to-tip dielectric reliability characterization using a design-representative test structure

3D packaging (or more generally Heterogenous Integration through advanced packaging innovations) are increasingly necessary to deliver power, performance, area, cost, and time-to-market (PPACT) benefits to remain competitive in the high-performance semiconductor industry [1],[2]. In this talk, the focus is on reliability challenges and opportunities that are amplified because of complex heterogeneously integrated 3D packaging architectures using two examples from AMD’s recent collaboration with U.S. Department of Energy in designing Frontier and El Capitan.

2.5D/3D Packaging and Reliability: New Frontiers, Old Paradigms, and Opportunities

A typical automotive or industrial end equipment system consists a multitude of analog, power and mixed signal ICs. These ICs are fundamentally driven by similar underlying vectors such as increasing performance and capability while reducing size and cost and maintaining or enhancing reliability.
The talk will focus on key analog and power component careabouts and reliability mechanisms that are critical for scaling these components and also discuss advances in technology and component design that enable scaling while achieving the required technology reliability.

Premium content

Downloads

Next from IRPS 2024 Main Conference

Statistical characterization of off-state stress degradation in planar HKMG nFETs using device arrays

Similar lecture

Finding Suitable Gate Insulators for Reliable 2D FETs

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES