VIDEO DOI: https://doi.org/10.48448/4bt3-kw98

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

An 80dB-SNDR 98dB-SFDR Noise-Shaping SAR ADC with Duty-Cycled Amplifier and Digital-Predicted Mismatch Error Shaping

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

VERILOR: A Verilog-A Model of Lorentzian Spectra for Simulating Trap-Related Noise in CMOS Circuits
technical paper

VERILOR: A Verilog-A Model of Lorentzian Spectra for Simulating Trap-Related Noise in CMOS Circuits

ESSCIRC ESSDERC 2021

Angeliki Tataridou
Angeliki Tataridou and 2 other authors

14 September 2021

Similar lecture

A 17 mW 33 dBm IB-OIP3 0.5-1.5 GHz Bandwidth TIA Based on an Inductor-Stabilized OTA
technical paper

A 17 mW 33 dBm IB-OIP3 0.5-1.5 GHz Bandwidth TIA Based on an Inductor-Stabilized OTA

ESSCIRC ESSDERC 2021

Nimesh Nadishka Miral
Nimesh Nadishka Miral and 2 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved