technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 17 mW 33 dBm IB-OIP3 0.5-1.5 GHz Bandwidth TIA Based on an Inductor-Stabilized OTA

DOI: 10.48448/gea8-jf32

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

technical paper

Vertically Replaceable Memory Block Architecture for Stacked DRAM Systems by Wafer-on-Wafer (WOW) Technology

ESSCIRC ESSDERC 2021

+3
Shinji Sugatani and 5 other authors

14 September 2021

Similar lecture

technical paper

A 22–31 GHz Bidirectional 5G Transceiver Front-End in 28 nm CMOS

ESSCIRC ESSDERC 2021

+3
Davide Manente and 5 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved