United States

We propose an SER evaluation method for terrestrial applications using a clinical carbon beam facility. We compared the results of the proposed method with those of white neutron irradiation using flip-flops in a 65 nm bulk process. The SERs evaluated by our method are strongly correlated with those by white neutron irradiation, and the difference in both SERs is approximately 25%. Clinical carbon beam facilities can be use as alternative facilities for SER evaluation. 

IRPS 2024 Main Conference

An Approach to Neutron-Induced SER Evaluation Using a Clinical 290 MeV/u Carbon Beam and Particle Transport Simulations

poster

#### Welcome to the 62nd IEEE International Reliability Physics Symposium (IRPS)! 
**The 2024 IEEE International Reliability Physics Symposium (IRPS) will be held in Dallas, Texas from April 14 to 18, 2024. It will be presented as an in-person conference, with a virtual component available.** 

[![](https://assets.underline.io/uploads/markdown_image/1/image/9cc005f94b4ba4a81918eb49e0a51057.png)](https://underline.io/events/446/reception)
[![](https://assets.underline.io/uploads/markdown_image/1/image/acae953ba70ae2a57eed7b0250d6dd7d.png)](https://www.irps.org/)
[![](https://assets.underline.io/uploads/markdown_image/1/image/e1806748f2fc69f825e596872a7afdfd.png)](https://drive.google.com/drive/folders/1SmhpLZD9swYxrfP0TYF6327QTIciy3tV?usp=drive_link)
 

**[IRPS 2024 eGuide](https://drive.google.com/file/d/1DHxkWbafodK_D2HlDi7lwRK7KatgBgBD/view?usp=drive_link)**

Please save the zip file locally and click the "start.pdf" to view the file. 
 
**IRPS 2024 General Chair Welcome Message**

On behalf of the Management Committee of the IEEE International Reliability Physics Symposium (IRPS) and the IRPS Board of Directors, it gives me great pleasure to extend a warm welcome to all who are planning to attend the IRPS 2024, scheduled to take place from April 14-18, 2024, in Dallas, TX. 
Over its 62-year history, IRPS has solidified its position as the premiere conference for engineers and scientists to present new and original work in the field of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and other parts of the world, IRPS aims to deepen our understanding of reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS offers diverse opportunities for attendees to enhance their knowledge and understanding of all aspects of microelectronics reliability. It is also an outstanding chance to meet and network with reliability colleagues from around the world.

The IRPS 2024 technical activities will begin with two days of a total of twenty tutorial sessions covering a broad spectrum of emerging reliability topics beyond CMOS device, circuit and system reliability. These sessions are devoted to both newcomers as well as experts. Three reliability Year in Review (YIR) talks focusing on neuromorphic computing, dielectric breakdown in leading edge devices, and GaN technology will be provided on Monday after the tutorials.

The IRPS 2024 technical program will feature four distinguished keynote talks in the plenary sessions delivered by Prof. Shinichi Takagi from The University of Tokyo and Dr. Su Jin Ahn from Samsung on Tuesday, Dr. Rajeev Malik from IBM on Wednesday, and Dr. Sameer Pendharkar from Texas Instruments on Thursday. The technical program, organized into three parallel tracks, consists of contributed and seventeen invited papers from leaders in industry and academia. Additionally, two invited talks by recipients of paper awards from our sister conferences, European Symposium on Reliability of Electron Device Failure Physics and Analysis (ESREF) 2023 and the International Integrated Reliability Workshop (IIRW) 2023, will be given in the technical program. 

Tuesday evening will host ten workshops, offering an opportunity for in-depth, face-to-face discussions on emerging reliability challenges, including the three IRPS 2024 focus topics. A poster session will be held in the Austin Ranch outside the symposium building on Wednesday evening. Both events are sure to be lively. The IRPS 2024 and the International ESD Workshop (IEW) will be co-hosted with IEW registrants participating in both IRPS and IEW programs.

The IRPS 2024 will adopt a hybrid conference style, allowing virtual access to live oral presentations hosted by the Underline. Real-time streaming of all technical events (excluding Workshops and Posters) will be available in the US Central Timezone, providing virtual attendees with Q&A opportunities. For those virtual attendees who cannot watch the live presentations, the material will be available on demand to all attendees after the symposium. All authors will be presenting in person.

Finally, I would like to extend my extreme gratitude to our patrons, exhibitors, and all participants for their invaluable support, which makes IRPS successful. 

Please enjoy the IRPS 2024!

Koji Eriguchi, General Chair 
of 2024 IRPS Management Committee
 
**About IRPS** 
The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. Drawing participants from the United States, Europe, Asia, and all parts of the world, IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. IRPS provides numerous opportunities for attendees to increase their knowledge and understanding of all aspects of microelectronics reliability, and to meet and network with reliability colleagues from around the world.

To access the site please register [**here**](https://www.irps.org/registration-fees). 

The IEEE International Reliability Physics Symposium (IRPS) is the premiere conference for engineers and scientists to present new and original work in the area of microelectronics reliability. IRPS seeks to understand the reliability of semiconductor devices, integrated circuits, and microelectronic assemblies through an improved understanding of both the physics of failure as well as the application environment. 

This paper presents a single event upset (SEU) cross section model reproducing the linear energy transfer (LET) and the voltage dependence in the bulk planar and FinFET static random-access memories (SRAMs). The model predicts both the LET and the applied voltage (VDD) dependence with physically explainable parameters.

An SEU Cross Section Model Reproducing LET and Voltage Dependence in Bulk Planar and FinFET SRAMs

Image recognition was performed on members of the MNIST and FashionMNIST datasets on two different MCUs while exposing them to a neutron beam. Four types of application-level effects were observed, with some or all effects in each category resulting in application hangs or misclassifications of the test images. Three effects manifest continuously until the core is reset. The data also suggests that image complexity has a positive association with the number of application-level errors expected.

Soft Error Induced System Errors in Image Inference Applications with Glow-Compiled CNNs on MCUs

Multiple bit upsets (MBUs) are observed in shift register circuits at the 5-nm bulk FinFET node for alpha particles and heavy ions.

Multiple Bit Upsets in Register Circuits at the 5-nm bulk FinFET node

This paper introduces an essential on-chip architecture to characterize Random Telegraph Noise (RTN) accurately for modern integrated circuits (ICs), demonstrated through results from test structures in SkyWater Technology's 90 nm CMOS process. A comprehensive multi-step process, including a pre-processing scan of a 96x128 device array, offers insights into device variability and RTN, guiding more efficient CMOS design strategies.

On-Chip Characterization of Random Telegraph Signal Noise in Bulk 90 nm CMOS

It is very important to predict cell oxide wear out life. The lifetime is determined by the degradation of the cell oxide due to the stress. It is necessary to identify the stress that the cell receives and accurately reproduce it in the evaluation. In this paper, the stress situation that cell oxide receives was analyzed through energy band and electric field strength of oxide, and an accurate prediction methodology for oxide lifetime was studied.

A valid experimental design of the lifetime prediction for NAND Cell Oxide

The mixed-mode reliability of Silicon Germanium HBTs is investigated down to 25K. Results suggest that damage (monitored by base current leakage) increases to a peak around 100K and then decreases. Results also show a not-before-reported shift in collector current from DC electrical stress, which is visible at cryogenic temperature and occurs regardless of the temperature the device is stressed at.

Anomalous Mixed-Mode Damage Effects in SiGe HBTs at Cryogenic Temperatures

In this paper, the impact of hot-carrier injection due to repetitive pulse switching of lateral DMOS transistors is studied. The proposed testing technique is used to emulate the dynamic switching conditions and the transistor reliability characteristics are compared with traditional DC measurement at constant gate/drain voltages. Experimental data shows that the repetitive pulse degradation under 6.6V drain stress is between two DC conditions (5.5V and 6.6V).

Repetitive Pulse Testing for LDMOS Transistor Reliability

The impact of scaling on the effects of mixed-mode electrical stress and ionizing radiation is assessed for third- and fourth-generation SiGe HBTs. When the devices were operating in forward-active mode, the fourth-generation technology showed a better radiation tolerance but worse hot carrier degradation due to mixed-mode stress. However, when the devices were operating in inverse-active mode, the trend was the opposite and the fourth-generation technology showed worse radiation tolerance but less mixed-mode degradation.

The Impact of Scaling on the Effects of Mixed-Mode Electrical Stress and Ionizing Radiation for 130-nm and 90-nm SiGe HBTs

We present a methodology to assess the damage on MOSFETs after non-conducting off-state induced hard breakdown. It's based on analyzing experimental S-parameters under common-source and common-drain configurations, which allows to identify the location of the damage by inspecting asymmetry in the electrical response. Furthermore, the technique is compatible with radiofrequency two-port test fixtures exhibiting one of the terminals grounded, such as those used for characterizing microwave devices. Using the technique, two breakdown mechanisms are observed.

Assessing Non-Conducting Off-State Induced Hard Breakdown for PD-SOI MOSFETs using an RF Measurement Technique

This paper introduces a novel three-dimensional approach to model threshold voltage variation (ΔVth) during TDDB stress of SiC trench MOSFETs in a wide temperature range T=273…523 K and studies the processes of ΔVth recovery at room temperature.

Premium content

An Approach to Neutron-Induced SER Evaluation Using a Clinical 290 MeV/u Carbon Beam and Particle Transport Simulations

Downloads

Next from IRPS 2024 Main Conference

An SEU Cross Section Model Reproducing LET and Voltage Dependence in Bulk Planar and FinFET SRAMs

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES