Premium content
Access to this content requires a subscription. You must be a premium user to view this content.
Monthly subscription - $9.99Pay per view - $4.99Access through your institutionLogin with Underline account
Need help?
Contact usPAPER DOI: 10.1109/IRPS48228.2024.10529347
technical paper
SILC and TDDB reliability of novel low thermal budget RMG gate stacks
keywords:
hkmg.
low thermal budget gate stack
dielectric breakdown
silc
3d integration
In this paper, we examine the impact of recently introduced low thermal budget HKMG treatments on stress-induced leakage current and defect generation in pMOS devices. We also conduct time-dependent dielectric breakdown measurements to analyze Soft-Breakdown behavior and compare extrapolated lifetimes with conventional high-performance logic devices. Additionally, we explore the effects of a new low-temperature treatment that enhances the quality of the high-k (HK) layer to meet high-temperature TDDB standards.