Lecture image placeholder

Premium content

Access to this content requires a subscription. You must be a premium user to view this content.

Monthly subscription - $9.99Pay per view - $4.99Access through your institutionLogin with Underline account
Need help?
Contact us
Lecture placeholder background
VIDEO DOI: https://doi.org/10.48448/2y4q-ky63

technical paper

EMC 2022

June 30, 2022

Columbus, OH, United States

Process-Induced Variability of SiC DMOSFET Short Circuit Capability

Please log in to leave a comment

Downloads

Transcript English (automatic)

Next from EMC 2022

Strategy to Passivate High-Voltage Spinel Cathode-Electrolyte Interfaces (CEI)
technical paper

Strategy to Passivate High-Voltage Spinel Cathode-Electrolyte Interfaces (CEI)

EMC 2022

Lalith Rao
Lalith Rao

30 June 2022

Similar lecture

Interface Trap Density Characterization of ALD Gate Dielectrics for GaN Power MOSFETs
technical paper

Interface Trap Density Characterization of ALD Gate Dielectrics for GaN Power MOSFETs

EMC 2022

+4Andrew BinderCaleb Glaser
Caleb Glaser and 6 other authors

30 June 2022

Stay up to date with the latest Underline news!

Select topic of interest (you can select more than one)

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved