United States

We would like to present a use case very relevant to most predictive analytic situations in military data environments where high predictive accuracy is required with less-than-ideal data integrity (limited data availability, missing data, inconsistencies, specialized vocabulary, small training data sets, etc.)

In our presentation we’ll illustrate a proprietary algorithm, Higher Order Low-Resource Learning (HO-LRL™) which is based on a suite of technologies facilitating learning models on both dynamic and static data by transforming data representations into a “higher order” format based on latent relationships between data items. This transformation can be incorporated into a number of data agnostic algorithms providing a significant functional and exponential advantage over currently used algorithms in the NLP field when confronted with limited data on a project. 

Data quality, consistency and integrity remains a common challenge across Artificial Intelligence use cases. This is especially true within Natural Language Processing (NLP). Most algorithms and state of the art machine learning methods rely on large numbers of training examples to provide high accuracy percentages. 

Modeling from a previous predictive analytics project Serco performed for customers in the defense industry, Serco and Intuidex partnered to develop a use case to better address low data environments. The previous project presented various challenges around data quality, integrity, with minimal ability to use Natural Language Processing against unstructured data providing context for generating predictions. 

Our use case replicated these conditions in the lab to test Intuidex’s technology and innovations in algorithms. The data was randomly generated using a similar data profile and only 0.2% of the original data volume provided to compare against various front-runners for this use case. Intuidex technology was able to overcome the roadblocks previously experienced through data cleansing, validation, utilization of innovative algorithms such as high order learning and low-resource learning, predictive analytics, and pattern of life modeling. 

In our use case we compared the HO-LRL algorithm with the algorithm from the original NAVSEA implementation custom developed by a team of data scientists, along with standard Stanford NLP GloVe, Facebook AI RoBerta, and Google AI BERT. The largest benefit noted was in the amount of data required to reach a higher accuracy measure which was 0.2% of what was used by the algorithm in the original implementation, along with other competitors. Accuracy and MAPE also improved dramatically by at least 13 precision points over the original and competitors while requiring exponentially less data (180 samples minimum versus 3 million plus used in original use case), training time (&lt;20 seconds), and time to implement the solution (2 weeks). 

Our use case focused on predictive maintenance, but our findings supported related previous work, where it was shown that leveraging higher order dependencies improves the performance of a number of different applications including threat detection in streaming message traffic, anomaly and threat detection in network traffic, classification of radio nuclear signals in border protection, as well as applications in ecommerce, law enforcement, and counterterrorism. 

In conclusion, our use case illustrates how the HO-LRL algorithm provides a significant advantage when confronted with limited data which can be a very common situation on projects in military environments using Natural Language Processing (NLP). 


NAML 2022

Rapid Exploitation of Human Language in a Low-Resource Environment

low data

data integrity

predictive analytics

Naval Information Warfare Center Pacific is partnering with AFCEA San Diego chapter to host the workshop.

The NAML workshop is an opportunity for researchers from Navy research and development centers and our partner organizations to exchange technical ideas and to come together as a team.

The goals of NAML are:

* To spread awareness of current machine learning research relevant to Naval applications

* To connect machine learning researchers with experts in military requirements

* To build and strengthen collaborations within the defense research community

**Watch this video to hear about the AFCEA purpose.**

<iframe width=580 height=700 frameborder="0" scrolling="no" src="https://screencast-o-matic.com/player/creleVVcvRh?v=6&ff=1&title=0&controls=1" allowfullscreen="true"></iframe>

Please log in to explore this event. You need to log in with the email address you registered with. Access credentials have been sent to your email. 

Please be sure to check your spam and other email folders if you do not see an email confirmation right away.

Please log in to explore this event.

Registration for this workshop has now closed. We appreciate your interest and hope to welcome you at a future event. If you’d like to hear about similar upcoming events, please check our website or join our mailing list.

Registration for this workshop has now closed.

NAML 2021

The annual workshop on Naval Applications of Machine Learning is an opportunity for researchers from Navy research and development centers and our partner organizations to exchange technical ideas and to come together as a team. The goals of NAML are to spread awareness of current machine learning research relevant to Naval applications, to connect machine learning researchers with experts in military requirements and to build and strengthen collaborations within the defense research community.


We would like to present a use case very relevant to most predictive analytic situations in military data environments where high predictive accuracy is required with less-than-ideal data integrity (limited data availability, missing data, inconsistencies, specialized vocabulary, small training data sets, etc.)

In our presentation we’ll illustrate a proprietary algorithm, Higher Order Low-Resource Learning (HO-LRL™) which is based on a suite of technologies facilitating learning models on both dynamic and static data by transforming data representations into a “higher order” format based on latent relationships between data items. This transformation can be incorporated into a number of data agnostic algorithms providing a significant functional and exponential advantage over currently used algorithms in the NLP field when confronted with limited data on a project. 

Data quality, consistency and integrity remains a common challenge across Artificial Intelligence use cases. This is especially true within Natural Language Processing (NLP). Most algorithms and state of the art machine learning methods rely on large numbers of training examples to provide high accuracy percentages. 

Modeling from a previous predictive analytics project Serco performed for customers in the defense industry, Serco and Intuidex partnered to develop a use case to better address low data environments. The previous project presented various challenges around data quality, integrity, with minimal ability to use Natural Language Processing against unstructured data providing context for generating predictions. 

Our use case replicated these conditions in the lab to test Intuidex’s technology and innovations in algorithms. The data was randomly generated using a similar data profile and only 0.2% of the original data volume provided to compare against various front-runners for this use case. Intuidex technology was able to overcome the roadblocks previously experienced through data cleansing, validation, utilization of innovative algorithms such as high order learning and low-resource learning, predictive analytics, and pattern of life modeling. 

In our use case we compared the HO-LRL algorithm with the algorithm from the original NAVSEA implementation custom developed by a team of data scientists, along with standard Stanford NLP GloVe, Facebook AI RoBerta, and Google AI BERT. The largest benefit noted was in the amount of data required to reach a higher accuracy measure which was 0.2% of what was used by the algorithm in the original implementation, along with other competitors. Accuracy and MAPE also improved dramatically by at least 13 precision points over the original and competitors while requiring exponentially less data (180 samples minimum versus 3 million plus used in original use case), training time (<20 seconds), and time to implement the solution (2 weeks). 

Our use case focused on predictive maintenance, but our findings supported related previous work, where it was shown that leveraging higher order dependencies improves the performance of a number of different applications including threat detection in streaming message traffic, anomaly and threat detection in network traffic, classification of radio nuclear signals in border protection, as well as applications in ecommerce, law enforcement, and counterterrorism. 

In conclusion, our use case illustrates how the HO-LRL algorithm provides a significant advantage when confronted with limited data which can be a very common situation on projects in military environments using Natural Language Processing (NLP). 


poster

Naval Information Warfare Center Pacific is partnering with AFCEA San Diego chapter to host the workshop.

The NAML workshop is an opportunity for researchers from Navy research and development centers and our partner organizations to exchange technical ideas and to come together as a team.

The goals of NAML are:

To spread awareness of current machine learning research relevant to Naval applications

To connect machine learning researchers with experts in military requirements

To build and strengthen collaborations within the defense research community


<figure class="video_container">
  <iframe src="https://s3.amazonaws.com/pf-user-files-01/u-59356/uploads/2022-03-22/hk13mxo/NAML_ReceptionWithtitle.mp4" width=826  height=526  frameborder="0" allowfullscreen="true"> </iframe>
</figure>

Naval Information Warfare Center Pacific is partnering with AFCEA San Diego chapter to host the workshop. The NAML workshop is an opportunity for researchers from Navy research and development centers and our partner organizations to exchange technical ideas and to come together as a team.

The goals of NAML are:

To spread awareness of current machine learning research relevant to Naval applications

To connect machine learning researchers with experts in military requirements

To build and strengthen collaborations within the defense research community




Robots are increasingly deployed to solve complex real-world tasks that require  continuous processing of their observations only to be constrained by their on-board resources.  Energy-efficient control of mobile robots is one of the limiting factor in having robots deployed  to perform in-space assembly of structures. Spiking Neural Networks (SNNs) deployed on  neuromorphic processors provide an energy-efficient solution that could also facilitate building  intelligence similar to living creatures for robots. 
Neuromorphic architectures imitate the behavior and function of biological nervous  systems by implementing networks of artificial neurons and synapses that benefit from low  power consumption. These computing platforms emulate their biological counterparts by  distributing both computation and memory among a large number of computation units, each  passing information, via asynchronous spikes, to hundreds or thousands of other computational  units, like neurons would do through synapses. 
Over time, different digital neuromorphic architectures like Intel’s neuromorphic  technology, code named Loihi [1], have replicated many characteristics of SNNs in hardware.  Despite the advantages of neuromorphic hardware (e.g., high speed and energy efficiency)  there are few algorithms that utilize it for in situ robot control. Recent work by Michaelis et al. [2], proved the theoretical feasibility of using Intel’s neuromorphic technology for trajectory  generation on hardware, but fails to employ the strategy with robotic hardware (simulated or in  situ). Michaelis’ work presents a biologically plausible approach that also promised a control  relevant timescale.  
His work is based on Reservoir Computing, specifically, Liquid State Machines,  implemented as biologically plausible anisotropic networks. In Michaelis’ work for trajectory  generation, the liquid layer is implemented as an anisotropic network, based on a biologically  
inspired rule for forming spatially asymmetric non-plastic connections, similar to the ones that  have been observed to activate in human and mammal brains [3]. It is believed that correlated  spatial anisotropic connectivity is what makes learning faster and more efficient. Michaelis et 
Distribution A — Approved for public release, distribution is unlimited 
al. [2], make use of this anisotropic network idea from Spreizer et al. [3] and show the feasibility  of using an architecture that integrates it for trajectory generation.  
In this work we close the gap between theoretical formulation and practical applications  by implementing the missing components to enable Kinova Gen3, a 7 degree of freedom  robotic arm, to use this type of neural network on Intel Kapho Bay Loihi for trajectory  generation.  
Demonstrating neuromorphic capabilities for robotic control is of high interest at NRL  due to the appeal of high performance and energy efficiency that neuromorphic hardware  presents. The success of this strategy has a big impact on different projects at NRL that are investigating: neuromorphically controlled multi-limbed robotic systems for Naval ship  maintenance tasks, neuromorphically controlled multi-limbed space truss walking robot that  can autonomously assemble truss elements to construct large space structures in orbit, and the  capabilities of memristor-based neuromorphic processors. 

References: 

[1] Davies, M., Srinivasa, N., Lin, T.-H., Chinya, G., Cao, Y., Choday, S. H., et al. “Loihi: a  neuromorphic manycore processor with on-chip learning.” IEEE Micro (2018). 
[2] Michaelis, Carlo, Andrew B. Lehr, and Christian Tetzlaff. “Robust trajectory generation for  robotic control on the neuromorphic research chip Loihi.” Frontiers in neurorobotics 14 (2020). 
[3] Spreizer, Sebastian, Ad Aertsen, and Arvind Kumar. “From space to time: Spatial  inhomogeneities lead to the emergence of spatiotemporal sequences in spiking neuronal  networks.” PLoS computational biology 15.10 (2019).
Distribution A — Approved for public release, distribution is unlimited 
*

Neuromorphic Hardware Anisotropic Reservoir Trajectory Generation and execution with Robotic Arm

In this work we present a spiking neural network for the adaptive control of a simulated Kinova Gen3 7-DOF arm. This work extends the Recurrent Error-driven Adaptive Control Hierarchy (REACH), developed as a computational model of the primate motor control system, which had previously been implemented for the operational space control of a 3-DOF arm restricted to the horizontal plane. The REACH model is divided into kinematics control, responsible for transforming the control signal from end-effector (hand) space to joint-space, and dynamics control, responsible for accounting for the effects of gravity and inertia on the system. Additionally, a nonlinear adaptive control component learns online to correct for errors that arise during movement as a result of internal model inaccuracies or external perturbations. Due to the increased complexity of the 7-DOF system, the process for training the REACH model required a different approach than the 3-DOF implementation. Here, we utilize a hybrid approach to training that takes advantage of both deep learning and the circuit building methods from the Neural Engineering Framework (NEF). The NEF allows us to both quickly build highly optimized components performing computations on low-dimensional input, as well as integrate these networks directly with those trained using deep learning, which provides a more exhaustive sampling of high-dimensional state space. We analyze the performance of the spiking control network on a benchmark task compared to both an analytic controller and a rate-mode version of the control network. Lastly, we discuss the process of training the network to run on the highly-efficient neuromorphic chip from Intel, the Loihi, and provide initial results from simulation in a Loihi emulator.

Adaptive spiking control of a 7 DOF arm

Synaptic plasticity poses itself as a powerful method of self-regulated unsupervised learning in neural networks. A recent resurgence of interest has developed in utilizing Artificial Neural Networks (ANNs) together with synaptic plasticity for intra-lifetime learning. Plasticity has been shown to improve the learning capabilities of these networks in generalizing to novel environmental circumstances. However, the long-term stability of these trained networks has yet to be examined. This work demonstrates that utilizing plasticity together with ANNs leads to instability beyond the pre-specified lifespan used during training. This instability can lead to the dramatic decline of reward seeking behavior, or quickly lead to reaching environment terminal states. This behavior is shown to hold consistent for several plasticity rules on two different environments across many training time-horizons: a cart-pole balancing problem and a quadrupedal locomotion problem. We present a solution to this instability through the use of spiking neurons.

Stable Lifelong Learning: Spiking neurons as a solution to instability in plastic neural networks

DARPA’s Real Time Machine Learning (RTML) program seeks to reduce the design costs associated with developing ASICs tailored for emerging ML applications by developing a means of automatically generating novel chip designs based on ML frameworks. The goal of the RTML program is to create a compiler – or software platform – that can ingest ML frameworks like TensorFlow and Pytorch and, based on the objectives of the specific ML algorithms or systems, generate hardware design configurations and standard Verilog code optimized for the specific need. Throughout the lifetime of the program, RTML will explore the compiler’s capabilities across two critical, high-bandwidth application areas: 5G networks and image processing.

Real Time Machine Learning: Automated Flows Enabling Concept to Chip

VeriGOOD-ML is an automated methodology for generating machine learning (ML) hardware for DNN and non-DNN ML algorithms. The VeriGOOD-ML generator takes as input a high-level description of an ML algorithm in a standard format such as ONNX, and outputs Verilog RTL code, with no human in the loop. The Verilog RTL is then translated through a back-end design flow to GDSII, driven by a design planning approach that is well tailored to the macro-intensive nature of ML platforms. VeriGOOD-ML uses three approaches to build ML hardware: (1) the TABLA platform uses a dataflow architecture that is well suited to non-DNN ML algorithms; (2) the GeneSys platform, with a systolic array and a SIMD array, is optimized for implementing DNNs; and (3) the Axiline approach synthesizes small ML algorithms by hardcoding the structure of the algorithm into hardware, thus trading off flexibility for performance and power.

The Verilog generator is complemented by an approach that performs design space exploration of the configurations of each hardware engine to determine the best implementation of the hardware. The performance metrics of the implemented hardware are significantly affected by the configuration of the hardware platform and the physical implementation from RTL to GDS. Key metrics include the power, performance, and area (PPA) of the hardware engine, and the power, execution time, and accuracy of the ML algorithm at the system level. The talk overviews the overall methodology, from architecture to back-end design to hardware implementation, and presents the results of VeriGOOD-ML on a set of ML benchmarks.

Physically-aware Automated ML Hardware Generation using VeriGOOD-ML

Systems performing scientific computing, data analysis, and machine learning tasks have a growing demand for application-specific accelerators that can provide high computational performance while meeting strict size and power requirements.
However, the algorithms and applications that need to be accelerated are evolving at a rate that is incompatible with manual design processes based on hardware description languages.
Agile hardware design tools based on compiler techniques, instead, can quickly produce an application specific integrated circuit (ASIC) accelerator starting from a high-level algorithmic description.
We present the SODA Synthesizer, a modular and opensource hardware compiler that provides automated end-to-end synthesis from high-level software frameworks to ASIC implementation, relying on multi-level representations to progressively lower and optimize the input code.
Our approach does not require the application developer to write any register-transfer level code, and it is able to reach up to 364 GFLOPS/W (32-bit precision) efficiency on typical convolutional neural network operators.

Bridging Python to Silicon smartly: the SODA toolchain

Using Apache TVM for automated end-to-end HW/SW co-design for deep learning.

Using Apache TVM for End-to-end HW/SW Co-design

Ransomware is a rising threat that utilizes malicious software that prevents a user from accessing computer files, systems, or networks demanding a ransom for their return. This poster introduces a novel technique to measure the impact of a ransomware attack. Specifically, factors such as the ransom paid, recovery time or duration, and critical infrastructure targeted, are used to define the impact of an attack. To this end, a dataset of 980 ransomware attacks worldwide from October 2013 to June 2021 is analyzed and a general framework is established. The final results show that organizations in the five lifeline critical infrastructures (water, energy, transportation, communication, and information technology) have the largest impact scores. Moreover, this new metric aims at appraising the effectiveness of cybersecurity measures at a given organization.

Measuring the impact of a ransomware attack

Today’s investments in aircraft and Naval Aviation Support Equipment (SE) sustainment lack a coordinated response. Current metric sustainment reports address aircraft or SE top degrader equipment separately. To our knowledge there is no current association on the SE degrader investments that will have the greatest impact on aircraft readiness. This research will allow for the transition of these findings into an integrated metric data product report.

Naval Aviation Support Equipment Impact on Aircraft Readiness

Rapidly advancing fields of software technologies and the development of software autonomy frameworks present new opportunities and challenges for the DoD. While these technologies allow the DoD to rapidly augment capabilities, integration complexity increases, which oftentimes overwhelms Autonomy Practitioners, or the human end users of autonomy frameworks. This paper describes the utilization of Research and Autonomy Innovation Development Environment and Repository (RAIDER), a Navy maintained repository of autonomy frameworks, intended to leverage the promise of rapid integration while mitigating integration complexity. In particular, RAIDER encourages coordination of acquisition efforts through the reuse and repurposing of existing products, which ultimately improves system interoperability and frees up resources (e.g. staff, schedule). The acquisition strategy and tools laid out in this paper can be applied to implement new mission capabilities and integrate technologies such as machine learning on existing hardware platforms.

Premium content

Downloads

Next from NAML 2022

Neuromorphic Hardware Anisotropic Reservoir Trajectory Generation and execution with Robotic Arm

Similar lecture

Virtual-Sensing for Predictive Reliability

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES