United States

It is well-known that power devices used in high-energy physics and space applications are often subjected to high amounts of radiation. Therefore, it is essential to accurately predict the long-term degradation of these power devices in the presence of radiation. In this paper, we expose LDMOS transistors to various TID of gamma radiation, quantify the dose-dependent generation of interface traps and trapped charges using a novel charge pumping technique; and establish the universality of the degradation kinetics, and illustrate that the model and inferences drawn from the findings in this paper can be applied to other LDMOS devices as well.


IRPS 2022 Main Conference 

Correlated Effects of Radiation and Hot Carrier Degradation on the Performance of LDMOS Transistors

poster

[![](https://assets.underline.io/uploads/markdown_image/1/image/f6b8cf9ecca2209dd3e0fcebe80a2915.png)](https://underline.io/events/282/reception)
[![](https://assets.underline.io/uploads/markdown_image/1/image/6b7a695cee2a4e6d07c0594938f00e41.png)](https://drive.google.com/file/d/1_V_fHL72jJWTmq-pUe-JJAR97y3dN5RX/view?usp=sharing)
[![](https://assets.underline.io/uploads/markdown_image/1/image/e787ff477f8d2b687fb0b54d83d35e11.png)](https://drive.google.com/drive/folders/1GAycr7pPrZG2ZzZP-geUL8vGWswjCB1N?usp=sharing)
[![](https://assets.underline.io/uploads/markdown_image/1/image/924447c4755e4e804db480b0504f6c13.png)](https://drive.google.com/drive/folders/1Mxu8R6jiCM_F1m_4pFdqgVKDfYaoTbtn?usp=sharing)
[![](https://assets.underline.io/uploads/markdown_image/1/image/7492fafcc0c623afe96fe15207855ed9.png)](https://www.irps.org/)

 


![](https://assets.underline.io/uploads/markdown_image/1/image/e1ce7df3286ab3a750966a5bf555716e.png)
 


**PROGRAM AT A GLANCE:**
 

![](https://assets.underline.io/uploads/markdown_image/1/image/fd55e96d31b53ac223d4e9b8d0186848.png)

 

**2022 IEEE International Reliability Physics Symposium has gone mobile!**

![](https://assets.underline.io/uploads/markdown_image/1/image/07a1cc9ee775657110a89eddbcc41388.jpg)

 


![](https://assets.underline.io/uploads/markdown_image/1/image/7a5e45b43771adf5ae4d3f97c1861ac1.png)
[![](https://assets.underline.io/uploads/markdown_image/1/image/a0cab03a0ec30cc71c71b5efec2ba603.png)](https://www.amd.com/en)[![](https://assets.underline.io/uploads/markdown_image/1/image/2921931b8aa0a090d96fd463670a0305.png)](https://www.cisco.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/d0cd3844560c9bdf8d4303b36d82dc69.png)](https://amazon.jobs/en/teams/lab126/)

![](https://assets.underline.io/uploads/markdown_image/1/image/c849d66095021f867725ff54b2c1f53e.png)
[![](https://assets.underline.io/uploads/markdown_image/1/image/8e648631fe7093b9613454de264d6745.png)](https://www.intel.com/content/www/us/en/homepage.html)[![](https://assets.underline.io/uploads/markdown_image/1/image/76970c33d96c19445badc60c21d890e8.png)](https://www.kioxia.com/en-emea/top.html)[![](https://assets.underline.io/uploads/markdown_image/1/image/546ecacb92116a8373a0cb2b3462dc1e.png)](https://about.google/)[![](https://assets.underline.io/uploads/markdown_image/1/image/91dca9e7aff5399ce0ea709d196c4f6a.png)](https://www.ibm.com/hr-en)[![](https://assets.underline.io/uploads/markdown_image/1/image/d1a1c95a5b0b551edea10f686f959c0d.png)](https://www.qualcomm.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/fa628a3cef7a5300e4ab59da0e0552fa.png)](https://www.samsung.com/hr/smartphones/galaxy-s22-ultra/?page=home)[![](https://assets.underline.io/uploads/markdown_image/1/image/948a0108c6b1b84e336b6f39bbc57fcf.png)](https://www.micron.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/74e631e654862d71a16d009817467e5c.png)](https://www.nvidia.com/en-eu/geforce/)[![](https://assets.underline.io/uploads/markdown_image/1/image/224a109509478bb0c4d361401ba65fae.png)](https://www.tsmc.com/english)[![](https://assets.underline.io/uploads/markdown_image/1/image/d70304be54ef831492c3cb99d8c1f3c7.png)](https://www.tel.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/7e60586f1c46e0157f2f452d4005fb54.png)](https://gf.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/e1c9bbe8892bbd4d89b81de064f31dfa.png)](https://www.appliedmaterials.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/dc19add30e3105172bdc93580e944dee.png)](https://www.ti.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/8e81ebc466ddd94f3fde7f3cdebb86c0.png)](https://www.skhynix.com/)[![](https://assets.underline.io/uploads/markdown_image/1/image/ccfa43258b058874e38e5903f79e63bc.png)](https://www.st.com/content/st_com/en.html)

 
![](https://assets.underline.io/uploads/markdown_image/1/image/e4c5690a7016a468518eeab6ed0f7e56.png)
[![](https://assets.underline.io/uploads/markdown_image/1/image/c33da95f78e91c05d51b787f02a1af01.png)](https://www.infineon.com/)
![](https://assets.underline.io/uploads/markdown_image/1/image/e708450912afd1718c5af9e9dfd70d3f.png)
[![](https://assets.underline.io/uploads/markdown_image/1/image/ffd1b2531ec1531672693a786e5a1b37.png)](https://eds.ieee.org/)[![](https://assets.underline.io/uploads/markdown_image/1/image/0a58c969093f21f088af904b1cb4e112.png)](https://rs.ieee.org/)

IRPS provides numerous opportunities for attendees to increase their knowledge and understanding of all aspects of microelectronics reliability. It is also an outstanding chance to meet and network with reliability colleagues from around the world.

In this paper, a simple circuit is incorporated in a 650V E-mode GaN HEMT process technology to protect all terminals against ESD stress from any direction. Even in the worst case, the gate subjected to negative ESD pulse with respect to grounded drain, the 650V E-mode HEMT can still pass 5kV HBM.

Incorporation of a Simple ESD Circuit in a 650V E-Mode GaN HEMT for All-Terminal ESD Protection

The current trend in the automotive industry towards increasingly detailed and more granular mission profiles (MPs) is also giving rise to an enormous number of various MPs, distinguishing each individual application and use case imaginable. To keep an overview in the face of this flood of data, to filter out and select the qualification relevant MPs, and to create a suitable and simply designed reliability requirement, a MP clustering approach using a quantile criterion is presented. This generic approach is universally applicable and therefore not limited to the automotive industry.
Based on equivalent test times (ETTs) and acceleration factors (AFs), after determining the quantile criterion, a representative MP can be selected either from an existing best fit MP or an artificially generated MP, obtained by numerical methods. Furthermore, the coverage of these MP requirements by technology reliability capabilities can be evaluated with ease. This approach is a generic concept and can therefore be applied to all well-known and commonly used damage accumulation and failure acceleration models. In the presented automotive case studies, the temperature accelerated Arrhenius model, multidimensional MPs with temperature and voltage acceleration, the temperature cycling Coffin-Manson model as well as a non-linear damage accumulation model are investigated.

Mission Profile Clustering Using a Universal Quantile Criterion

A physics-based system-level electromigration (EM) modelling platform is employed to simulate EM and its impact on the IR drop from the supply voltage to the standard-cells for a power delivery network design in a 3 nm logic node. The simulated PDN elicited high EM-tolerance. Despite EM voiding in multiple PDN segments, the EM induced IR-drop increase at the standard-cell level stayed below 3.3% without any catastrophic standard-cell failures. Use of ruthenium rails reduced IR-drop penalty of system EM by a factor of ~0.6 compared with copper rails. 

System-Level Simulation of Electromigration in a 3 nm CMOS Power Delivery Network: The Effect of Grid Redundancy, Metallization Stack and Standard-Cell Currents

In the advanced technology process, owing to the low and tunable trigger voltage, diode-triggered SCRs (DTSCRs) are widely used in low-voltage applications with extremely narrow electrostatic discharge (ESD) design margins. The breakdown of DTSCRs ESD structure with abnormal leakage current under transmission line pulsing stressing was studied in this work. The physical origins of DTSCRs have been established through failure analysis (FA). The mismatch of the thermal expansion coefficient of local materials results in redundant stress. Such redundant stress induce the structure dislocations and cracks were captured by transmission electron microscopy at atomic scale. A multi-physical simulation is conducted to scrutinize the breakdown transient process.

Nanoscale Analysis of Breakdown Induced Crack Propagation in DTSCR Devices

Reliability qualification of HV interconnects is more complicated due to additional consideration of inter-metal impacts under the influence of HV operation. Unlike intra-metal structure, the film stack and bottom physical profile of inter-metal structure is uneven. This explains the reliability response showing dependence on metal line width and bias polarity. We show the E-field distribution is not uniform with the highest E-field density at the bottom corners of metal line. Hence, for a complete inter-metal TDDB reliability qualification, the impacts from test structure design, process variation, and testing methodology need to be considered.

Insights on Inter-metal Reliability Assessment of High Voltage Interconnects

In this work, Gigahertz (GHz) AC signals are stressed at the input terminal of 22 nm FDSOI inverters and the degradation behaviors of transistors in the inverter are found to be different from that under the single device stress. These transistors work under different bias schemes compared to the regular single device measurements, where the AC stress is applied at the gate and DC stress is applied at the drain. To more precisely characterize the transistor reliability in logic circuits, we design the layout to measure the actual degradation of transistors in the inverter directly. The noise margin of the inverter and SRAM cell comprised of this inverter is also studied. The results in this study show that, in a real inverter, the degradation of pMOSFET is overestimated if the BTI result of single device is used.

Degradation Behaviors of 22 nm FDSOI CMOS Inverter Under GHz AC Stress

Deep level effects and on-wafer reliability have been evaluated in 0.15 mm AlGaN/GaN HEMTs differing for buffer compensation (C or Fe) and for epitaxial structure (C-doped monolayer devices with only C-doped region; C-doped bilayer samples with a barrier between the channel and the C-doped region). In monolayer devices trapping effects lead to the presence of a long time constant (50s) in drain current transients, related to the presence of CN defects; interaction with deep levels in C-doped buffer leads to knee voltage walkout, Ron increase and recoverable IDS degradation. Negative trapped charge in the gate-drain region reduces the electric field with respect to bilayer devices. Results from semi-on and on-state step stress show that by using a ‘Bi-layer’ AlGaN barrier, the interaction between C-related deep levels and channel hot electrons can be effectively reduced, thus alleviating trapping effects and parametric degradation, and giving the opportunity of fully exploiting the improved confinement offered by the C-doped buffer, at the expenses of a tolerable decrease of breakdown voltage.


Deep level effects and degradation of 0.15 um RF AlGaN/GaN HEMTs with Mono-layer and Bi-layer AlGaN backbarrier

Short-circuit capability with GaN HEMTs is demonstrated thanks to an integrated Short-Circuit Current Limiter (SCCL) and a commercial gate-driver with DESAT protection. The SCCL is applied to GaN HEMTs to achieve a sufficiently long short-circuit withstanding time (SCWT) while retaining competitive on-state resistance. The SCWT is tuned from 0.3 μs to 3 μs (a remarkable 10x increase) with a relatively small penalty in on-resistance, no leakage increase, no threshold voltage degradation and no reliability degradation. The gate driver has desaturation detection (DESAT) and soft shutdown circuitry to achieve a fast protection response of 800 ns with high noise immunity greater than 100 V/ns. The combination of GaN power devices with SCCL and a commercial gate driver with fastDESAT and high noise immunity allows short-circuit protection and fail-safe operation of GaN power electronics for additional robustness in motor drive applications.

Short-Circuit Capability with GaN HEMTs

  DRAM vendors today choose to keep the internal topologies of DRAM devices secret.  This decision introduces significant practical challenges for designers of memory controllers who wish to provide their own forms of Rowhammer defenses. This paper describes three such challenges and the vulnerabilities, inefficiencies, and overhead they introduce. Defenses implemented at the memory controller could reduce (if not eliminate) these deficiencies should internal DRAM topology be made available.

The Price of Secrecy: How Hiding Internal DRAM Topologies Hurts Rowhammer Defenses

The demand for high-performance computation continues to accelerate. To satisfy this increasing demand, modern server and high-performance computing systems are increasingly deploying nodes with greater heterogeneity and integration. Both trends reduce the cost of computation: heterogeneity by increasing absolute performance, and integration by reducing cost per computation. What has not changed, however, are the stringent reliability, availability, and serviceability (RAS) requirements for nodes used in server and high-performance computing systems. A high level of RAS is required to ensure that data centers deploying nodes can correctly perform computations over their expected lifetime.This paper describes the increased RAS challenges posed by increased heterogeneity and integration. The paper motivates these challenges using data gathered from production systems and presents a case study of the RAS implementation on a highly integrated, heterogeneous node: the AMD EPYC™ and AMD Instinct™ MI250X heterogeneous compute node. Finally, the paper provides a call for standardization to aid in meeting these goals for future data centers.

Premium content

Correlated Effects of Radiation and Hot Carrier Degradation on the Performance of LDMOS Transistors

Downloads

Next from IRPS 2022 Main Conference

Incorporation of a Simple ESD Circuit in a 650V E-Mode GaN HEMT for All-Terminal ESD Protection

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES