Lecture image placeholder

Premium content

Access to this content requires a subscription. You must be a premium user to view this content.

Monthly subscription - $9.99Pay per view - $4.99Access through your institutionLogin with Underline account
Need help?
Contact us
Lecture placeholder background
VIDEO DOI: https://doi.org/10.48448/kw97-cj85

technical paper

IEEE RTSS 2021

December 09, 2021

Germany

Enumeration and Deduction Driven Co-Synthesis of CCSL Specifications Using Reinforcement Learning

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from IEEE RTSS 2021

Time-Predictable Acceleration of Deep Neural Networks on FPGA-based SoC
technical paper

Time-Predictable Acceleration of Deep Neural Networks on FPGA-based SoC

IEEE RTSS 2021

Francesco Restuccia
Francesco Restuccia and 1 other author

09 December 2021

Similar lecture

LAG-based Analysis Techniques for Scheduling Multiprocessor Hard Real-Time Sporadic DAGs
technical paper

LAG-based Analysis Techniques for Scheduling Multiprocessor Hard Real-Time Sporadic DAGs

IEEE RTSS 2021

Cong LiuYaswanth Yadlapalli
Yaswanth Yadlapalli and 1 other author

09 December 2021

Stay up to date with the latest Underline news!

Select topic of interest (you can select more than one)

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved