VIDEO DOI: https://doi.org/10.48448/9zvk-m613

technical paper

ESSCIRC ESSDERC Educational Events

September 21, 2021

France

In Hardware We Trust? From TPM to Enclave Computing on RISC-V

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC Educational Events

Automated power-analysis leakage evaluation and elimination: from Elmo to Rosita
technical paper

Automated power-analysis leakage evaluation and elimination: from Elmo to Rosita

ESSCIRC ESSDERC Educational Events

Lejla Batina
Lejla Batina

21 September 2021

Similar lecture

A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode
technical paper

A 1.15 TOPS/W, 16-Cores Parallel Ultra-Low Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode

ESSCIRC ESSDERC 2021

+4Angelo Garofalo
Angelo Garofalo and 6 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved