technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A Tutorial on Systematic Design of CMOS A/D Converters: Illustrated by a 10 b, 500 MS/s SAR ADC with 2 GHz RBW

DOI: 10.48448/qy5h-4c90

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

technical paper

Statistical Ab Initio Analysis of Electron Trapping Oxide Defects in the Si/SiO2 Network

ESSCIRC ESSDERC 2021

+2
Christoph Wilhelmer and 4 other authors

14 September 2021

Similar lecture

technical paper

0.36mW, 52Mbps True Random Number Generator Based on a Stochastic Delta-Sigma Modulator

ESSCIRC ESSDERC 2021

Sanjeev T Chandrasekaran and 2 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved