Italy

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9125.pdf

**Abstract:**

Spatial signal processors (SSP) for emerging millimeter-wave wireless networks are critically dependent on link discovery. To avoid loss in communication, mobile devices need to locate narrow directional beams with millisecond latency. In this work, we demonstrate true-time-delay (TTD) array receiver with digitally reconfigurable delays enabling both fast beam-training with wideband data communications. We implement large delay-bandwidth product to accelerate beam training with precise beam alignment to mitigate spatial effects during data communications. Prototyped in TSMC 65nm CMOS, the TTD SSP successfully demonstrates unique frequency-to-angle mapping with 800MHz bandwidth and achieves a 12dB uniform beamforming gain across 800MHz while consuming 29mW.

ESSCIRC ESSDERC 2021

A 4-Element 800MHz-BW 29mW True-Time-Delay Spatial Signal Processor Enabling Fast Beam-Training with Data Communications

fast beam training

true-time-delay

spatial signal processor

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021<br>
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021<br>
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021<br>
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021<br>
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**


To access ESSCIRC ESSDERC 2021, you must pre-register for the conference.  Instructions on how to access the event will be provided directly to attendees and included on the ESSCIRC ESSDERC conference website. [Register now](https://www.esscirc-essderc2021.org/).

Please register for the ESSCIRC conference to join the event.

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.





technical paper

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9317.pdf

**Abstract:**

Compute-in-memory (CIM) hardware accelerator has been emerged as a promising paradigm for executing the artificial intelligence (AI) tasks owing to its superior energy efficiency. In this keynote presentation, we survey recent progresses of CIM technologies from device-level demonstration to system-level benchmark. First, the ferroelectric devices (FeM-FinFET, ferroelectric non-volatile capacitor) are introduced for resistive and capacitive read-out mechanism for crossbar arrays. Second, resistive random access memory (RRAM) based CIM macro has been taped-out into prototype chips in commercial foundry process and the related NeuroSim validation with measured silicon data is shown. Last, heterogeneous 3D integration scheme for SRAM, RRAM and 3D NAND tiers and logic tier is proposed.

Compute-in-Memory: From Device Innovation to 3D System Integration

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9068.pdf

**Abstract:**

Digital PLLs are nowadays recognized as a viable approach for the design of high-performance frequency synthesizers in scaled CMOS technologies. Latest implementations allow achieving at low power both state-of-the-art rms jitter, between 50fs and 100fs, and highly linear fast frequency modulation capability, thus enabling both high-efficiency communications systems and radar applications in CMOS. This paper will briefly trace the path from the (re-)discover of this approach to the more recent solutions, discussing the main characteristics of key building blocks and their limitations such as the non-linearities, and the noise, that still calls for a sound knowledge of analog design techniques.

Digital PLLs: the Modern Timing Reference for Radar and Communication Systems

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9322.pdf

**Abstract:**

We examine the potential design and performance of 100-300 GHz wireless communications systems, examine the required transistors performance, and describe our present efforts to develop InP bipolar and field-effect transistors to serve in the transmitters and receivers of such systems .

Transistors for 100-300GHz Wireless

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9013.pdf

**Abstract:**

This work introduces a neuromorphic chip featuring energy-efficient transfer learning capability using a new learning rule, Delta- Spike Time Dependent Plasticity (STDP). Delta STDP enables the neuromorphic chip to leverage on its previous knowledge to learn and to solve different but related tasks at a faster rate and with a limited number (few shots) of training samples. Compared to the unsupervised on-chip learning (OCL) rules, Delta STDP offers lower learning overheads as it has ~20% lower memory utilization and is operated only on the last layer of the Spiking Neural Network (SNN). A test chip fabricated in 40nm demonstrates this on-chip learning concept using DVS gesture and MNIST datasets. It achieves an accuracy of >80% for DVS gesture (using 9.8K training samples) with the total energy/learning is 5.2J at 0.5V. For MNIST, using only 2K training samples, it attains an accuracy of 97% and this learning convergence rate is >10x the conventional OCLs. The total energy/learning for MNIST dataset is 8.6mJ at 0.5V. Overall, the chip consumes 2.1 pJ/SOP at 0.5V, which is 12.3x-91.4x lower compared to the existing state-of-the-art.

A 2.1 pJ/SOP 40nm SNN Accelerator Featuring On-Chip Transfer Learning Using Delta STDP

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9296.pdf

**Abstract:**

We propose an always-on keyword spotting chip with an acoustic activity detection (AAD). Extracted from feature extractor, this AAD has zero overhead and zero miss rate. We also propose a tunable detection window to fit keywords with different widths to get better accuracy. Besides, a non-overlapping-frame Mel frequency cepstrum coefficient is used in the KWS system to reduce memory footprint and processing cycles. Implemented in a 28nm CMOS technology, its power consumption is only 0.36μW for AAD and 0.8μW for KWS at 0.4V. And MFCC circuit has only 170nW power consumption. The accuracy can reach 97.8% for two keywords.

AAD-KWS: A Sub-µW Keyword Spotting Chip with a Zero-Cost, Acoustic Activity Detector from a 170nW MFCC Feature Extractor in 28nm CMOS

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9261.pdf

**Abstract:**

This work presents the first on-chip, mixed-signal echo state network (ESN) for the early prediction of heart disease. The ESN comprises an input layer, a non-linear projection (NP) layer, and an output layer. Only the output layer of the ESN requires training. The input layer weights are time-invariant and drawn from a static binary random distribution. Thus, the proposed ESN has significantly lower trainable parameters than other non-linear neural networks used for similar prediction tasks. A 65nm prototype is validated with the Cleveland Heart Disease (CHD) dataset. The ESN achieves a mean accuracy of 84.6% over 5 test chips while consuming 7.5nJ energy/inference.

7.5nJ/Inference CMOS Echo State Network for Coronary Heart Disease Prediction

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9045.pdf

**Abstract:**

This work presents a FloatSD8-based system on chip (SOC) for the inference as well as the training of a convolutional neural networks (CNNs). A novel number format (FloatSD8) is employed to reduce the computational complexity of the convolution circuit. By co-designing data representation and circuit, we demonstrate that the AISOC can achieve high convolution performance and optimal energy efficiency without sacrificing the quality of training. At its normal operating condition (200MHz), the AISOC prototype is capable of 0.69 TFLOPS peak performance and 1.625 TOPS/W in 28nm CMOS.

A 1.625 TOPS/W SOC for Deep CNN Training and Inference in 28nm CMOS

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9047.pdf

**Abstract:**

Distributed smart sensors are more and more used in applications such as biomedical or domestic monitoring. However, each sensor broadcasts data wirelessly to the others or to an aggregator, which leads to energy-hungry sensor nodes and an increased latency at the network level. To tackle both challenges, this work proposes to distribute part of the processing elements in each sensor node and presents a 28nm FDSOI ASIC implementation of an associative memory using clique-based neural networks (CBNNs) coupled with an integrated SRAM memory. It consumes 43pJ for a single inference, which is 6.5 times better than state-of-the-art associative memories implementations, for the same memory size.

A 43pJ Per Inference CBNN-Based Compute-in-Sensor Associative Memory in 28nm FDSOI

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9319.pdf

**Abstract:**

Today several speculative visions are conjecturing on what 6G will be able to offer. Nevertheless, the 6G design process is at its preliminary stages. Reality today is that hardware, technologies and new materials required to effectively meet performance targets, have not been designed, tested or even do not exist yet. The contribution of this paper is three-fold. We derive crucial 6G key performance indicators on hardware and technology design. We present a new technology design methodology for effective software-hardware components integration. Third, we suggest a paradigm shift towards goal-oriented and semantic communications. Our recent results consolidate the proposed vision.

Toward 6G: From New Hardware Design to Wireless Semantic and Goal-Oriented Communication Paradigms

**Please read the paper on the following link:**

https://1worldcontent.com/ess/9079.pdf

**Abstract:**

A bidirectional transceiver front-end in 28nm bulk CMOS is presented. A transformer-based T/R switch is used to minimize the area occupation without reducing the linearity and the isolation between the transmitter and receiver paths. The transmitter shows a power gain of 19 dB and an output-referred P1dB of 14 dBm. At the 1 dB compression point the PAE is 18.7%. With a 100MHz 64-QAM OFDM modulated input signal, the EVM is below 5% up to an average output power of 6.6 dBm, with a corresponding PAE of 7%. The receiver has a minimum NF of 4.9 dB, a voltage gain of 17 dB and an IIP3 of -9.2 dBm, while consuming 35mW. Both TX and RX feature a very wide passband from 22 GHz to 31 GHz.

A 4-Element 800MHz-BW 29mW True-Time-Delay Spatial Signal Processor Enabling Fast Beam-Training with Data Communications

Downloads

Next from ESSCIRC ESSDERC 2021

Compute-in-Memory: From Device Innovation to 3D System Integration

Similar lecture

A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES

A 4-Element 800MHz-BW 29mW True-Time-Delay Spatial Signal Processor Enabling Fast Beam-Training with Data Communications

.css-70qvj9{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-align-items:center;-webkit-box-align:center;-ms-flex-align:center;align-items:center;}Downloads

Next from ESSCIRC ESSDERC 2021

Compute-in-Memory: From Device Innovation to 3D System Integration

Similar lecture

A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES

Downloads