VIDEO DOI: https://doi.org/10.48448/szc1-qt24

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

Electronic-Photonic Cryogenic Egress Link

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A 16mm² 106.1 GOPS/W Heterogeneous RISC-V Multi-Core Multi-Accelerator SoC in Low-Power 22nm FinFET
technical paper

A 16mm² 106.1 GOPS/W Heterogeneous RISC-V Multi-Core Multi-Accelerator SoC in Low-Power 22nm FinFET

ESSCIRC ESSDERC 2021

+16Abraham Gonzalez
Abraham Gonzalez and 18 other authors

14 September 2021

Similar lecture

A 35-to-50 GHz CMOS Low-Noise Amplifier with 22.2% –1-dB Fractional Bandwidth and 30.5-dB Maximum Gain for 5G New Radio
technical paper

A 35-to-50 GHz CMOS Low-Noise Amplifier with 22.2% –1-dB Fractional Bandwidth and 30.5-dB Maximum Gain for 5G New Radio

ESSCIRC ESSDERC 2021

+2Shunli Ma
Dong Wei and 4 other authors

14 September 2021

Stay up to date with the latest Underline news!

Select topic of interest (you can select more than one)

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved