7.6 - A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC

February 13, 2021 • United States

Chihiro Okada-avatar-image
SPEAKER

Chihiro Okada

Sony Semiconductor Solutions
aboutabstractauthors

7.6 - A High-Speed Back-Illuminated Stacked CMOS Image Sensor with Column-Parallel kT/C-Cancelling S&H and Delta-Sigma ADC

February 13, 2021 • United States

Chihiro Okada-avatar-image
SPEAKER

Chihiro Okada

Sony Semiconductor Solutions

similar conferences

conference cover

IEEE ISSCC - Innovation

The International Solid-State Circuits Conference

next from IEEE ISSCC Innovationview all
lecture cover

Min-Sun Keel

7.1 - A 4-tap 3.5μm 1.2Mpixel Indirect Time-of-Flight CMOS Image Sensor with Peak Current Mitigation and Multi-User Interference Cancellation

IEEE ISSCC Innovation • Feb 13, 2021

PLATFORM

  • Home
  • Events
  • Video Library

COMPANY

RESOURCES

Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2020 Underline - All rights reserved

Made with ❤️ in New York City