profile picture

Hojun Yoon

Samsung Electronics Co., Ltd.

quadrature error corrector (qec)

duty-cycle correction (dcc)

dram interface

1

presentations

4

number of views

SHORT BIO

Hojun Yoon received the B.S. degree in electrical engineering from the Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2018. In 2018, he joined Samsung Electronics, Hwaseong, South Korea, where he has been involved in the design of next generation DRAM interface. His current research interests include high-speed interface circuits, clocking circuit, delay locked loop (DLL) and the next-generation memory architecture.

Presentations

A 3.2-12.8Gb/s Duty-Cycle Compensating Quadrature Error Corrector for DRAM Interfaces, with Fast Locking and Low Power Characteristics

Hojun Yoon and 13 other authors

Stay up to date with the latest Underline news!

Select topic of interest (you can select more than one)

PRESENTATIONS

  • All Presentations
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2025 Underline - All rights reserved