Andreas Burg
Swiss Federal Institute of Technology Lausanne
sram
gain cell
embedded dram
retention time
low voltage.
1
presentations
2
number of views
Presentations
A 1 Mbit Fully Logic-Compatible 3T Gain-Cell Embedded DRAM in 16nm FinFET
Robert Giterman and 4 other authors