VIDEO DOI: https://doi.org/10.48448/18e7-5072

technical paper

ESSCIRC ESSDERC Educational Events

September 21, 2021

France

Compact Modeling and Parameter Extraction Strategies for InP Double Heterojunction Bipolar Transistors

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC Educational Events

Side-Channel-Attack Tolerant Crypto Engines
technical paper

Side-Channel-Attack Tolerant Crypto Engines

ESSCIRC ESSDERC Educational Events

Sanu Mathew and 2 other authors

21 September 2021

Similar lecture

Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing
technical paper

Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing

ESSCIRC ESSDERC 2021

+3Antonio D'AmicoHung-Chi Han
Hung-Chi Han and 5 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved