France

This tutorial presentation overviews power side-channel leakages and attacks on integrated circuit chips featuring cryptographic cores. The knowledge are linked among on-board electromagetic measurements, on-chip voltage monitoring, and full-system level power noise simulation techniques for the in-depth understanding of power side-channel leakage problems.

ESSCIRC ESSDERC Educational Events

Side-channel Leakages, Attacks and Simulation for Hardware Security

chip-package-system board modeling

electromagnetic compatibility

power side-channel analysis

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021 
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021 
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021 
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021 
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**

To access ESSCIRC ESSDERC 2021, you must pre-register for the conference.  Instructions on how to access the event will be provided directly to attendees and included on the ESSCIRC ESSDERC conference website. [Register now](https://www.esscirc-essderc2021.org/).

Please register for the ESSCIRC conference to join the event.

ESSCIRC ESSDERC 2021

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.





tutorial

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021 
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021 
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021 
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021 
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**

Please register for educational events at the following link: https://www.registerme.eu/event/esscirc-essderc-2021/

Please register for the ESSCIRC/ESSDERC Educational Events to join the event.

The Educational Events of ESSCIRC ESSDERC 2021. 

As part of the Circuit and systems for RF/mm-wave sensing educational session, in this presentation we focus on the electromagnetic aspects of near-field sensing. We give a high-level overview of the aspects that come into play, approaches that can be used, and challenges, illustrated with examples.

Close proximity methods for RF sensing: an electromagnetics perspective

In this tutorial, entropy generation for ubiquitous hardware security is introduced from first principles to state-of-the-art techniques. Weak and strong physically unclonable functions are presented along with true random number generators.
General trends are analyzed and quantified to identify the most promising solutions for next-generation secure systems. The data presented are based on the HWsecdb public database created and maintained by the research group of the speaker, and are extensively used to make sense of prior art and emerging trends.

Entropy Generation for Ubiquitous Hardware Security

In this talk we survey the concepts of side-channel leakage evaluation and simulation. We present recent simulators and tools for those challenging issues .

Automated power-analysis leakage evaluation and elimination: from Elmo to Rosita

Symmetric cryptography is one of the most used building block today in the field of security. Very often is implemented in hardware, from microcontroller to high end x86 CPU, like the case of AES. From the end of '90 side channel attacks have been presented as a threat to cryptographic implementation, in this presentation we give an introduction to symmetric key cryptography, to side channel attacks, and the new wave of permutation based cryptography and the advanced possibilities of using permutation based crypto for implementing side channel resistant cryptographic hardware.

Cryptographic hardware, Symmetric Cryptography and Side Channel Attacks

This tutorial is to present how chips can be protected against fault injection attacks by using internal sensors.
It gives an overview of sensors to detect different types of fault injection techniques like electromagnetic and laser shots. It presents a generic digital sensor and gives some perspectives for future research topics.

ON Chip Security Sensors

Recent work has shown that architectural isolation can be violated through software side channel attacks that exploit microarchitectural performance optimizations such as speculation to leak secrets. While turning off microarchitectural optimizations can preclude some classes of attacks, we argue that performance and security do not have be in conflict, provided processors are designed with security in mind.

We advocate designing processors to support enclaves, which are processes with an associated security policy, and espouse a principled hardware/software co-design approach to eliminating entire attack surfaces relevant to the security policy through microarchitectural isolation, rather than plugging attack-specific privacy leaks. As a case study of this approach, we describe both in-order and speculative processor designs that offer strong provable isolation of software modules running concurrently and sharing resources, even when large parts of the operating system are compromised. Open-source implementations of these processors will allow security properties to be independently verified. Finally, we describe the current limitations of this approach and future opportunities for research.

Towards Secure High-Performance Computer Architectures

The threats of side-channel attacks are getting non-trivial because they can be done by relatively low-cost equipment in a non-destructive manner. In the last few decades, a variety of side-channel attacks have been reported. Even today, the attack capability are evolving with new techniques such as machine learning. This talk will start with an overview of researches on side-channel attacks, and then introduce the-state-of-the-art side-channel attacks and countermeasures including a novel circuit-level countermeasure that makes it possible to prevent advanced side-channel attacks.

Secure Cryptographic Circuit Design against Side-Channel Attacks

And overview of what security means for ST products, the resulting embedded-security R&D themes, key considerations when doing hardware-security-design for high-volume quality manufacturing, and a short overview of other important emerging embedded security challenges.

Embedded security: A silicon provider's perpective

In this talk, we present state-of-the-art attack and defense methodologies that are based upon machine learning and hardware systems. In particular, we present three works, (i) ProFlip, (ii) HASHTAG and (iii) GenUnluck. (i) ProFlip is the first targeted Data Poisoning/Model Trojan attack framework that can divert the prediction of the DNN to the target class by progressively identifying and flipping a small set of bits in the model parameters. (ii) HASHTAG is the first framework that enables high-accuracy detection of fault-injection attacks on Deep Neural Networks (DNNs) with provable bounds on detection performance. (iii) GenUnluck is the first efficient framework, based upon Genetic Algorithms and AI, that has been shown to break several contemporary logic locking algorithms.

Downloads

Next from ESSCIRC ESSDERC Educational Events

Close proximity methods for RF sensing: an electromagnetics perspective

Similar lecture

A 55-63 GHz Fundamental Quad-Core VCO with NMOS-Only Stacked Oscillator in 28 nm CMOS

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES

.css-70qvj9{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-align-items:center;-webkit-box-align:center;-ms-flex-align:center;align-items:center;}Downloads

Next from ESSCIRC ESSDERC Educational Events

Close proximity methods for RF sensing: an electromagnetics perspective

Similar lecture

A 55-63 GHz Fundamental Quad-Core VCO with NMOS-Only Stacked Oscillator in 28 nm CMOS

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES

Downloads