France

For a long time, there was high expectation of being able to integrate monolithically photonic devices on a single chip, following the path traced by the microelectronics industry.
Unfortunately, process complexity to manufacture photonic chips prevent large-scale production of PICs and the industry remained focused on the single components.
Nowadays the technology allows high level of integration to target a wide variety of applications through the standardization of photonic integration processes for InP and the introduction of process design kits.


ESSCIRC ESSDERC Educational Events

Indium Phosphide Technology Platform for Photonics

foundry

photonic integration

platform

**BQIT is a three day annual workshop** aimed at enabling leading UK and international academics and industrial partners to come together; to explore and discuss future ambitions and challenges in the field of **Quantum Information Technologies.** Since our conception in 2014 we have had 230 speakers and panellists who have presented their work and opinions on a range of topics, from quantum theory to innovation in industry.


### Welcome Message
The BQIT:21 team welcomes you to the eighth Bristol Quantum Information Technologies workshop! 

Last year was the first time in our workshop's history that we had gone fully virtual. The global circumstances that continue to impact us all professionally and personally have forced BQIT once again to be delivered as an all-virtual workshop for 2021. The access this creates to colleagues across the world who would otherwise be unable to join us, as well as being able to make the workshop free for all attendees due to the lower costs involved in delivering an online workshop, are just a couple of the extraordinary benefits of meeting online. This also means that we can welcome three times as many attendees to BQIT than previous years.   

We take this opportunity to thank each of our speakers and poster presenters for contributing their technical content, this year's sponsors, whose support this year enabled BQIT:21 to be free to all attendees, and to all of our attendees for joining us online this year. We recognise the extra energy required to stay connected and motivated during these difficult times, and are hugely encouraged to see so many of you willing to continue to connect with us on an online platform. 

It is our hope that you have a productive and enjoyable time while you engage and interact with BQIT:21, and to everyone that has helped take BQIT:21 online, thank you! 

**The BQIT board and organisation team **


![](https://assets.underline.io/uploads/markdown_image/1/image/a12e0c1ad3410144cb48557690e4ecaf.png)
### This year's workshop agenda is available here: [Virtual BQIT:21](https://drive.google.com/file/d/1QwsSM0ztnxC_lgUKf3TbO3GvnI44AQkY/view?usp=sharing)
For further information, please contact us at: **bqit-admin@bristol.ac.uk**

![](https://assets.underline.io/uploads/markdown_image/1/image/a12e0c1ad3410144cb48557690e4ecaf.png)

Bristol Quantum Information Technologies Workshop

technical paper

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021<br>
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021<br>
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021<br>
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021<br>
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**

Please register for educational events at the following link: https://www.registerme.eu/event/esscirc-essderc-2021/

Please register for the ESSCIRC/ESSDERC Educational Events to join the event.

The Educational Events of ESSCIRC ESSDERC 2021. 

Recent advancements and applications in compact phased arrays, MIMO basestations and handsets, automotive radar, etc. are driving the need for RF power generation in CMOS technologies to accomodate high complexity systems that require RF output power. This presentation will provide an overview of CMOS device concepts up to architectural choices that have been proposed to improve RF power and efficiency in CMOS technologies. This discussion focuses on RF power amplifier concepts.

Overview of RF Power Generation Using CMOS Technologies

This work presents an in-package D-band wireless module co-integrating an innovative channel-bonding transmitter IC in 45 nm CMOS PDSOI technology and a patch antenna fabricated using a low-cost printed circuit board process. The transmitter is composed of two up-conversion chains with dedicated millimeter-wave local oscillator generators and operates over contiguous sub-bands around 147.96 GHz. The two sub-band signals are combined off-chip using a substrate integrated waveguide diplexer and radiated by a four-patch antenna array realized on the same laminate substrate. The total output band spans from 139.3 to 156.6 GHz. A data rate of 84.48 Gb/s is demonstrated using 64-QAM.

D-band on GF 45RFSOI

While 5G wireless networks are currently deployed around the world, preliminary research activities have begun to look beyond 5G and conceptualize 6G standard. Although it is envisioned that 6G may bring an unprecedent transformation of the wireless networks in comparison with previous generations, the necessity to develop analog and RF specialized technologies to address new frequency spectra will remain. In this paper, we will review the development of partially depleted 200 mm & 300 mm RF SOI technologies developed at STMicroelectronics to address 5G Front End Module (mainly RF switches and Low Noise Amplifiers) and new requirements implied by 6G enablement.

Advanced 200 mm and 300 mm RF SOI Technologies Targeting 5G and beyond (6G) RF Front End Module SOC

Performances of RF and millimeter-wave integrated circuits are directly linked to the analog and high frequency characteristics of the transistors, the quality of the back-end of line process as well as the electromagnetic properties of the substrate. Today, Partially Depleted Silicon-on-Insulator (SOI) MOSFET is the mainstream technology for RF SOI systems. Fully Depleted (FD) SOI MOSFET is foreseen as one of the most promising candidates for the development of future low power wireless communication systems operating in the millimeter-wave range. Innovation pathways of the FD SOI technology to fulfill the requirements of millimeter-wave wireless systems will be discussed, i.e. channel engineering or metal gate at the transistor level, and smart PN junction implants combined with high-resistivity Si base or the silicon porosification at the substrate level. The importance of a powerful simulation tool to save silicon runs, and thus time and cost, will be highlighted.

Next generation of FD SOI platform to fulfill the requirements of millimeter-wave wireless systems

The research area of improving the performance, cost, and size of RF solutions for 5G LTE is very active with many developments which shapes the semiconductor industry evolution. Mobile cellular subscribers are expected to reach more than 6.5 billion by 2021 and 5G LTE will bring high data capacity as well as low latency using sub-6GHz and mm-Wave spectrum. The short course presents the status of 5G LTE RF Front End (RFFE) techniques to deliver an over gigabit-per-second data rate such as Carrier Aggregation, MIMO as well Wider Modulation Bandwidth for LTE and mm-Wave spectrum. 
The RFFEs will integrate power amplifiers, switches, couplers, tuners, and active acoustic filters. The workshop will cover practical design aspects for 5G FEMS with emphasis for FEM architectures, power amplifiers, switches, and active filters as well the technologies involved into these designs. The workshop will also cover aspects of new 5G LTE integration for envelope tracking and LNA design. 5G LTE New Radio (NR) will increase the complexity for RFFEs and will be covered in this workshop .



Next gen 5G RF Front End challenges

Demand for better wireless signals has increased with larger networks and connected devices. Wi-Fi has also increased in speed, allowing more connections through improvements in frequency used and data transmission. The enhancements for Wi-Fi 6 impose new design challenges. One of the requirements is on the amplifier section where higher linearity and a flatter response curve is necessary. Accomplishing this requires better designed RF components. Another challenge is efficiency and thermal considerations. More advanced processing and RF requires power and creates heat, and building wireless equipment into a compact pleasing form-factor makes thermal management more difficult. The smaller size and lower cost require the IC and packaging technologies to move to a higher level of integration, leading to increased integration complexity.
In this talk, the design challenges for the integration of High-Power Wi-Fi 5/6 Front End Module using advanced package approaches like Fan-Out Wafer-Level Packaging is presented. As an example, PA/Package co-design methodology is described on a High Power SOI-CMOS PA module for 2.4GHz WiFi 6 applications.


Addressing design challenges in High-Power Wi-Fi 5/6 Front End Modules

The hardware in fiber-optic communication typically consists of multiple chips in dedicated optical and electronic technologies packaged together.
While this approach leads to excellent performance, it is not as cost-effective compared to having both optics and electronics integrated on a single chip.
From this perspective, bulk CMOS technology is arguably the most cost-effective integrated platform available, though is not very well suited for optics.
Nevertheless, there have been multiple demonstrations of gigabit fully-integrated fiber-optic receivers in bulk CMOS, even for the telecom wavelengths with an energy below the silicon band gap.
In this talk we delve deeper in the relevant optical photodetector devices, as well as the circuits involved to realize such opto-electric integrated circuits.

Fiber-Optic Receivers in Bulk CMOS - More than just pn-diodes

Many smart-power, medical and power applications require full galvanic isolation between various power domains. Traditionally this isolation is accomplished by capacitive coupling, magnetic coupling or by optocoupling that all have their specific pros and cons. In this talk, the focus is on single-chip fully integrated opto-coupling in a commercial CMOS technology, aiming at smart power applications. Firstly the physics behind light generation and light detection in silicon are reviewed, which leads to a number of challenges for silicon-integrated opto-coupling systems. Secondly a number of solutions for these challenges are presented, at layout, device, circuit and system level that, combined, enable opto-couplers in commercial SOI CMOS technology. Lastly, measurement results are discussed.

Optocoupling in CMOS

Thick, reach-through CMOS SPADs will be introduced, which possess a large photon detection probability (PDP) for red and near-infrared wavelengths. Circuits for fast active quenching and reduction of afterpulsing will be shown. In addition, quenchers for excess biases up to four times the nominal supply voltage will be described. Furthermore, an outstanding model for PDP calculation inclusive optical transmission in isolation and passivation stacks will be presented. First results of thick-SPAD sensors in TOF applications will be added.

Thick SPADs and Readout Circuits for High Excess Bias

This presentatio in an introduction to Silicon Photonics for Datacommunication.
Objective is be to review the basics of Silicon Photonics : optical interconnects in datacenter, datarate evolution, the interest of silicon photonics, basic process and main devices physics.


Indium Phosphide Technology Platform for Photonics

Speakers

Downloads

Next from ESSCIRC ESSDERC Educational Events

Overview of RF Power Generation Using CMOS Technologies

Similar lecture

LIGENTEC - Photonic Integrated Ciruits for quantum applications

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES