France

This talk will discuss the challenges to design and implement THz circuits in CMOS, as well as a discussion on applications. It will give an overview of the research results in this field by the MICAS group of KU Leuven, Belgium

ESSCIRC ESSDERC Educational Events

THz circuits and applications

thz mm-wave cmos

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021 
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021 
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021 
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021 
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**

To access ESSCIRC ESSDERC 2021, you must pre-register for the conference.  Instructions on how to access the event will be provided directly to attendees and included on the ESSCIRC ESSDERC conference website. [Register now](https://www.esscirc-essderc2021.org/).

Please register for the ESSCIRC conference to join the event.

ESSCIRC ESSDERC 2021

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.





technical paper

The aim of ESSCIRC and ESSDERC is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits.
The level of integration for system-on-chip design is rapidly increasing.

This is made available by advances in semiconductor technology. Therefore, more than ever before, a deeper interaction among technologists, device experts, IC designers, and system designers is necessary. ESSCIRC and ESSDERC are governed by a common Steering Committee and share Plenary Keynote Presentations and Joint Sessions bridging both device and circuit communities.

Highlights:
* 3 joint keynote presentations
* 3 keynote presentations ESSCIRC
* 3 keynote presentations ESSDERC
* Invited papers with overall coverage of all aspects of advanced devices and circuits
* Presentation of IEEE and ESSCIRC/ESSDERC Awards
* Educational Events

JOINT PLENARY talks live broadcast: September 13, 2021 
ESSCIRC and ESSDERC KEYNOTE talks live broadcast: September 15, 2021 
LIVE Q&A INTERACTIVE sessions for all Conference Technical sessions: September 14 – 16 – 17, 2021 
LIVE Q&A INTERACTIVE sessions for all Educational Events: September 20-21-22, 2021 
(on demand videos available from September 6 until November 30, 2021)

**Please see here for the [ESSCIRC Guide](https://drive.google.com/file/d/10dghzuv4aQBty4QfTIY9Q8hXyqsue8Le/view?usp=sharing), [ESSDERC Guide](https://drive.google.com/file/d/10dx9y2tm9cHPDa4upNUYjfXCf44aPry5/view?usp=sharing), and the [Program at a Glance](https://drive.google.com/file/d/10eU0OLTXEpiNzI5hkqv4mSr43T8cedPP/view?usp=sharing)**

Please register for educational events at the following link: https://www.registerme.eu/event/esscirc-essderc-2021/

Please register for the ESSCIRC/ESSDERC Educational Events to join the event.

The Educational Events of ESSCIRC ESSDERC 2021. 

In less than a decade, optical sensing has become a key topic because of the growing potential in spectroscopy, chemical and biomolecular sensing, security and industry applications. This talk presents recent results on the chip level integration of the building blocks for chemical detection.

Challenges and Opportunities in the Miniaturization of the Optical Sensing

Photoplethysmography (PPG) is a non-invasive optical recording method to measure a number of vital signs in a very unobtrusive manner. While PPG has been employed in a clinical setting already for a few decades, it has regained popularity in the last decade specifically for wearable health applications. This talk will discuss the latest-state-of-the-art on ASIC readout architectures for low-power, high performance PPG readout circuits.

Photoplethysmography (PPG) readout interface circuit design techniques

Brain-machine interfaces (BMIS) of the future will be used to treat neurological disorders for which a cure does not exist yet. For this futuristic view to become a reality, we must overcome many technological challenges. A major goal is to increase the number of neurons that we can simultaneously interact with. To do so, future systems will record from more than a thousand channels at the same time. These systems will create a massive amount of raw data that needs to be compressed on the implant to lower the power consumption of the wireless link. As custom signal specifications for BMI applications become clearer and are diverging from those needed for basic neuroscience, there is an opportunity for application-specific lossy compression that improves further the power efficiency of these implants. In this workshop, we will cover the basic aspects of compression for BMIs and describe two different compression schemes for a motor BMI and an artificial retina.

Near-sensor compression in high-bandwidth brain-computer interface

Three key challenges in the design of modern closed-loop neurostimulators for the treatment of neurological disorders, such as intractable epilepsy, are discussed. The first challenge is the need for the best possible efficacy by implementing neuromodulation therapies that are custom-tailored for each patient. Here, the question of where to employ machine learning, whether within the medical device or remotely is addressed, with two energy-efficient implementation examples given: a long-effective-memory SVM and a spatiotemporal CNN. The second challenge is a clear patients’ preference for lower invasiveness – two methods are presented that enable selective recruitment of nerves by decomposing the stimulus signal as it is being delivered to the target. This allows to break the trade-off between invasiveness and selectivity, but requires complex stimulation waveforms applied concurrently with the neural activity recording. As a result, the third challenge is the need for tolerance to stimulation artifacts. Delta-sigma quantization techniques to track fast input transients, by adapting DAC step size, ADC reference voltage and ADC clock frequency, are presented to address this challenge.

Artificially-intelligent Closed-loop Neurostimulators for the Treatment of Neurological Disorders

In this talk, we present emerging technologies for implantable CMOS optoelectronics for interfacing to the brain.

Implantable Optoelectronics for Neural Interfaces

Commercial 5G services have been launched globally. Study and development for technologies toward the evolution of 5G are ongoing, taking into account issues in early 5G services and emerging market needs. In parallel, research focused on technologies and services beyond 5G and 6G is accelerating throughout the world. This presentation will explain NTT DOCOMO's views and our latest activities on 5G evolution and 6G.

5G evolution and 6G: benefits and challenges

In this presentation, background and motivation will be explained for mmW/THz wireless communication as well as basics of phased-array theory. The theoretical limitation and possible direction of mmW/THz wireless communication is discussed with a THz phased-array transceiver implemented by 65nm CMOS.


Millimeter-wave/THz Phased-Array Transceiver for Beyond 5G

There is a rapidly increasing interest in beyond-5G and 6G wireless networks for the next-generation communication and sensing platform. It is envisioned that the upper mm-Wave and sub-THz frequencies (e.g. 100GHz to 240GHz) spectrum will be the major spectrum of interest due their abundant available bandwidth (BW) to achieve the “holy grail” of 1Tb/s wireless network throughput. It is also expected that large-scale arrays with massive elements will be a necessity and ubiquitously to provide huge array gains and compensate for the high-frequency path loss.
However, a major challenge at the physical layer for these beyond-5G and 6G networks is the lack of energy-efficient, wideband, and ultra-compact frontend electronics, in particular power amplifiers, at high mm-Wave/sub-THz. This is even more problematic for large-scale densely-packed arrays, where thermal management becomes a severe issue. Further, next-generation wireless links demand ultra-wideband modulations and high efficiency, while radar/imaging/sensing systems require large instantaneous BW. Despite of decades of research on integrated power amplifiers, most of these efforts have focused on RF and mm-Wave PAs, while high mm-Wave/sub-THz PAs entail distinct challenges at both device and circuit levels. In this talk, we will review the current state of the art of the high mm-Wave and sub-THz frequencies PAs, including PAs in both silicon and III-V technologies. A variety of challenges and performance limitations will be outlined. Then, we will present several recently published mm-Wave/sub-THz PA designs as examples to showcase the present capabilities. Future technology trends and potential devices/circuits solutions will be discussed as well.


Millimeter Wave and Sub-THz Power Amplifiers ― Enabling Technologies for Beyond-5G and 6G Wireless Networks

Future wireless standards require RF-sampling data converters to enable flexible multi-band operation over several GHz of instantaneous bandwidth. Efficient hardware organization in multi-antenna systems additionally requires co-integration of potentially many ADCs and DACs in a single chip with powerful data processing in the most advanced CMOS technologies. Besides the data converters, also a very high-quality clock generation, as well as calibration infrastructure must be integrated alongside the data converters. In this presentation we look at design examples of high-performance building blocks for such systems that have been implemented in one of the latest CMOS generations, with special emphasis on the digital assistance aspect in a DSP-heavy environment.

DSP-assisted RF-sampling data converters for 5G soft radio and beyond

The millimeter-wave (mmWave) and terahertz (THz) bands offer enormous bandwidth that is unparalleled, compared to the bandwidth available at lower microwave bands. This bandwidth has significant impact on the performance of wireless systems. The larger the channel bandwidth, the higher the throughput of wireless communication systems, and the higher the resolution of radar sensor systems. 
For the development of mmWave and THz wireless systems, advanced packaging platforms are required for system-integration of the ICs, antennas and other components required for system functionality. However, these platforms, also called antenna-in-package (AiP) platforms in published literature must meet some key requirements.
In this talk, the packaging requirements for mmWave and THz wireless applications are extensively discussed.


Downloads

Next from ESSCIRC ESSDERC Educational Events

Challenges and Opportunities in the Miniaturization of the Optical Sensing

Similar lecture

A 55-63 GHz Fundamental Quad-Core VCO with NMOS-Only Stacked Oscillator in 28 nm CMOS

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES

.css-70qvj9{display:-webkit-box;display:-webkit-flex;display:-ms-flexbox;display:flex;-webkit-align-items:center;-webkit-box-align:center;-ms-flex-align:center;align-items:center;}Downloads

Next from ESSCIRC ESSDERC Educational Events

Challenges and Opportunities in the Miniaturization of the Optical Sensing

Similar lecture

A 55-63 GHz Fundamental Quad-Core VCO with NMOS-Only Stacked Oscillator in 28 nm CMOS

Stay up to date with the latest Underline news!

PRESENTATIONS

CONFERENCES

COMPANY

RESOURCES

Downloads