VIDEO DOI: https://doi.org/10.48448/pwj6-pk79

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

Low-Power Techniques for Wireline Systems

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A Flexible Precision Multi-Format In-Memory Vector Matrix Multiplication Engine in 65 nm CMOS with RF Machine Learning Support
technical paper

A Flexible Precision Multi-Format In-Memory Vector Matrix Multiplication Engine in 65 nm CMOS with RF Machine Learning Support

ESSCIRC ESSDERC 2021

+4Daehyun KimMandovi Mukherjee
Mandovi Mukherjee and 6 other authors

14 September 2021

Similar lecture

A 112Gb/s PAM-4, 168Gb/s PAM-8 7bit DAC-Based Transmitter in 7nm FinFET
technical paper

A 112Gb/s PAM-4, 168Gb/s PAM-8 7bit DAC-Based Transmitter in 7nm FinFET

ESSCIRC ESSDERC 2021

+6
Euhan Chong and 8 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved