VIDEO DOI: https://doi.org/10.48448/mbfe-py46

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

200-GS/s ADC Front-End Employing 25% Duty Cycle Quadrature Clock Generator

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI
technical paper

A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI

ESSCIRC ESSDERC 2021

+2Masoud Nouripayam
Masoud Nouripayam and 4 other authors

14 September 2021

Similar lecture

An Optimized Low-Power Band-Tuning TX for Short-Range FMCW Radar in 22-nm FDSOI CMOS
technical paper

An Optimized Low-Power Band-Tuning TX for Short-Range FMCW Radar in 22-nm FDSOI CMOS

ESSCIRC ESSDERC 2021

+1Francesco ChiccoSammy Cerida Rengifo
Sammy Cerida Rengifo and 3 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved