VIDEO DOI: https://doi.org/10.48448/zahj-5536

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 2.5-GHz Clock Recovery Circuit Based on a Back-Bias-Controlled Oscillator in 28-nm FDSOI

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

An Inverter-Based, Ultra-Low Power, Fully Integrated, Switched-Capacitor DC-DC Buck Converter
technical paper

An Inverter-Based, Ultra-Low Power, Fully Integrated, Switched-Capacitor DC-DC Buck Converter

ESSCIRC ESSDERC 2021

Edi Emanović
Edi Emanović and 2 other authors

14 September 2021

Similar lecture

A Triple-Mode Cellular IoT SoC Achieving −136.8-dBm eMTC Sensitivity
technical paper

A Triple-Mode Cellular IoT SoC Achieving −136.8-dBm eMTC Sensitivity

ESSCIRC ESSDERC 2021

+7
Stefan Lippuner and 9 other authors

14 September 2021

Stay up to date with the latest Underline news!

Select topic of interest (you can select more than one)

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved