VIDEO DOI: https://doi.org/10.48448/x831-ew58

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 112–134-Gb/S PAM4 Receiver Using a 36-Way Dual-Comparator TI-SAR ADC in 7-nm FinFET

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

SRAM with In-Memory Inference and 90% Bitline Activity Reduction for Always-on Sensing with 109 TOPS/mm2 and 749-1,459 TOPS/W in 28nm
technical paper

SRAM with In-Memory Inference and 90% Bitline Activity Reduction for Always-on Sensing with 109 TOPS/mm2 and 749-1,459 TOPS/W in 28nm

ESSCIRC ESSDERC 2021

Viveka Konandur Rajanna
Viveka Konandur Rajanna and 2 other authors

14 September 2021

Similar lecture

A 112Gb/s PAM-4, 168Gb/s PAM-8 7bit DAC-Based Transmitter in 7nm FinFET
technical paper

A 112Gb/s PAM-4, 168Gb/s PAM-8 7bit DAC-Based Transmitter in 7nm FinFET

ESSCIRC ESSDERC 2021

+6
Euhan Chong and 8 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved