VIDEO DOI: https://doi.org/10.48448/ft6f-9s70

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A Charge-Domain Computation-in-Memory Macro with Versatile All-Around-Wire-Capacitor for Variable-Precision Computation and Array-Embedded DA/AD Conversions

Please log in to leave a comment

Downloads

SlidesPaperTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

Experimental Assessment of Variability in Junctionless Nanowire nMOS Transistors
technical paper

Experimental Assessment of Variability in Junctionless Nanowire nMOS Transistors

ESSCIRC ESSDERC 2021

+3Mikaël CasséSylvain BarraudMichelly de Souza
Michelly de Souza and 5 other authors

14 September 2021

Similar lecture

SRAM with In-Memory Inference and 90% Bitline Activity Reduction for Always-on Sensing with 109 TOPS/mm2 and 749-1,459 TOPS/W in 28nm
technical paper

SRAM with In-Memory Inference and 90% Bitline Activity Reduction for Always-on Sensing with 109 TOPS/mm2 and 749-1,459 TOPS/W in 28nm

ESSCIRC ESSDERC 2021

Viveka Konandur Rajanna
Viveka Konandur Rajanna and 2 other authors

14 September 2021

Stay up to date with the latest Underline news!

Select topic of interest (you can select more than one)

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved