VIDEO DOI: https://doi.org/10.48448/sj4n-0e91

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area
technical paper

A Maximally Row-Parallel MRAM In-Memory-Computing Macro Addressing Readout Circuit Sensitivity and Area

ESSCIRC ESSDERC 2021

+1Naveen VermaPeter Deaville
Peter Deaville and 3 other authors

14 September 2021

Similar lecture

A 1.67-GSps Ti 10-Bit Ping-Pong SAR ADC with 51-dB SNDR in 16-nm FinFET
technical paper

A 1.67-GSps Ti 10-Bit Ping-Pong SAR ADC with 51-dB SNDR in 16-nm FinFET

ESSCIRC ESSDERC 2021

+3
Davide Dermit and 5 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved