VIDEO DOI: https://doi.org/10.48448/r92b-nv92

technical paper

ESSCIRC ESSDERC 2021

September 14, 2021

Italy

A 2.9-33.0 TOPS/W Reconfigurable 1D/2D Compute-Near-Memory Inference Accelerator in 10nm FinFET CMOS

Please log in to leave a comment

Downloads

SlidesTranscript English (automatic)

Next from ESSCIRC ESSDERC 2021

Programmable Fine-Grained Power Management and System Analysis of RISC-V Vector Processors in 28-nm FD-SOI
technical paper

Programmable Fine-Grained Power Management and System Analysis of RISC-V Vector Processors in 28-nm FD-SOI

ESSCIRC ESSDERC 2021

+8
Colin Schmidt and 10 other authors

14 September 2021

Similar lecture

A 9.0TOPS/W Hash-Based Deep Neural Network Accelerator Enabling 128× Model Compression in 10nm FinFET CMOS
technical paper

A 9.0TOPS/W Hash-Based Deep Neural Network Accelerator Enabling 128× Model Compression in 10nm FinFET CMOS

ESSCIRC ESSDERC 2021

+11Raghavan Kumar
Raghavan Kumar and 13 other authors

14 September 2021

Stay up to date with the latest Underline news!

PRESENTATIONS

  • All Lectures
  • For Librarians
  • Resource Center
  • Free Trial
Underline Science, Inc.
1216 Broadway, 2nd Floor, New York, NY 10001, USA

© 2023 Underline - All rights reserved